{"id":13416983,"url":"https://byuccl.github.io/spydrnet/","last_synced_at":"2025-03-15T01:32:36.802Z","repository":{"id":41437590,"uuid":"210388987","full_name":"byuccl/spydrnet","owner":"byuccl","description":"A flexible framework for analyzing and transforming FPGA netlists. Official repository.","archived":false,"fork":false,"pushed_at":"2024-03-04T21:00:36.000Z","size":48198,"stargazers_count":88,"open_issues_count":44,"forks_count":21,"subscribers_count":14,"default_branch":"master","last_synced_at":"2024-08-31T23:03:59.088Z","etag":null,"topics":["cad","circuit","circuit-analysis","circuit-design","circuits","computer-aided-design","digital","eda","edif","electronic-design-automation","fpga","fpgas","hardware","hardware-designs","netlist","netlist-parser","netlists","transformation","transformations"],"latest_commit_sha":null,"homepage":"https://byuccl.github.io/spydrnet","language":"Python","has_issues":true,"has_wiki":null,"has_pages":null,"mirror_url":null,"source_name":null,"license":"bsd-3-clause","status":null,"scm":"git","pull_requests_enabled":true,"icon_url":"https://github.com/byuccl.png","metadata":{"files":{"readme":"README.rst","changelog":null,"contributing":"CONTRIBUTING.rst","funding":null,"license":"LICENSE","code_of_conduct":null,"threat_model":null,"audit":null,"citation":null,"codeowners":null,"security":null,"support":null,"governance":null,"roadmap":null,"authors":null,"dei":null}},"created_at":"2019-09-23T15:25:09.000Z","updated_at":"2024-08-13T03:12:20.000Z","dependencies_parsed_at":"2024-01-17T07:03:07.606Z","dependency_job_id":"e89c5b11-7843-4de3-9d32-37603be3763d","html_url":"https://github.com/byuccl/spydrnet","commit_stats":{"total_commits":647,"total_committers":16,"mean_commits":40.4375,"dds":0.7387944358578052,"last_synced_commit":"474c825ef574af5d61a273686bc8aa2634387bc9"},"previous_names":[],"tags_count":24,"template":false,"template_full_name":null,"repository_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/byuccl%2Fspydrnet","tags_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/byuccl%2Fspydrnet/tags","releases_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/byuccl%2Fspydrnet/releases","manifests_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/byuccl%2Fspydrnet/manifests","owner_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners/byuccl","download_url":"https://codeload.github.com/byuccl/spydrnet/tar.gz/refs/heads/master","host":{"name":"GitHub","url":"https://github.com","kind":"github","repositories_count":243671454,"owners_count":20328622,"icon_url":"https://github.com/github.png","version":null,"created_at":"2022-05-30T11:31:42.601Z","updated_at":"2022-07-04T15:15:14.044Z","host_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub","repositories_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories","repository_names_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repository_names","owners_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners"}},"keywords":["cad","circuit","circuit-analysis","circuit-design","circuits","computer-aided-design","digital","eda","edif","electronic-design-automation","fpga","fpgas","hardware","hardware-designs","netlist","netlist-parser","netlists","transformation","transformations"],"created_at":"2024-07-30T22:00:30.762Z","updated_at":"2025-03-15T01:32:31.795Z","avatar_url":"https://github.com/byuccl.png","language":"Python","funding_links":[],"categories":["Hardware Intermediate Representations"],"sub_categories":[],"readme":null,"project_url":"https://awesome.ecosyste.ms/api/v1/projects/byuccl.github.io%2Fspydrnet%2F","html_url":"https://awesome.ecosyste.ms/projects/byuccl.github.io%2Fspydrnet%2F","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/byuccl.github.io%2Fspydrnet%2F/lists"}