{"id":13417009,"url":"https://chipsalliance.github.io/verible/","last_synced_at":"2025-03-15T01:32:42.566Z","repository":{"id":37749478,"uuid":"220114000","full_name":"chipsalliance/verible","owner":"chipsalliance","description":"Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server","archived":false,"fork":false,"pushed_at":"2024-10-16T16:26:57.000Z","size":11634,"stargazers_count":1360,"open_issues_count":494,"forks_count":206,"subscribers_count":48,"default_branch":"master","last_synced_at":"2024-10-29T15:38:41.946Z","etag":null,"topics":["analysis","formatter","hacktoberfest","language-server-protocol","lexer","linter","lsp-server","parser","productivity","style-linter","sv-lrm","syntax-tree","systemverilog","systemverilog-developer","systemverilog-parser","verible","yacc"],"latest_commit_sha":null,"homepage":"https://chipsalliance.github.io/verible/","language":"C++","has_issues":true,"has_wiki":null,"has_pages":null,"mirror_url":null,"source_name":null,"license":"other","status":null,"scm":"git","pull_requests_enabled":true,"icon_url":"https://github.com/chipsalliance.png","metadata":{"files":{"readme":"README.md","changelog":null,"contributing":"CONTRIBUTING.md","funding":null,"license":"LICENSE","code_of_conduct":null,"threat_model":null,"audit":null,"citation":null,"codeowners":null,"security":null,"support":null,"governance":null,"roadmap":null,"authors":"AUTHORS","dei":null,"publiccode":null,"codemeta":null}},"created_at":"2019-11-07T00:04:47.000Z","updated_at":"2024-10-28T01:50:11.000Z","dependencies_parsed_at":"2023-11-13T21:29:47.570Z","dependency_job_id":"c11ef088-d69d-4055-92c6-951dd1c076a4","html_url":"https://github.com/chipsalliance/verible","commit_stats":null,"previous_names":[],"tags_count":1035,"template":false,"template_full_name":null,"repository_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/chipsalliance%2Fverible","tags_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/chipsalliance%2Fverible/tags","releases_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/chipsalliance%2Fverible/releases","manifests_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/chipsalliance%2Fverible/manifests","owner_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners/chipsalliance","download_url":"https://codeload.github.com/chipsalliance/verible/tar.gz/refs/heads/master","host":{"name":"GitHub","url":"https://github.com","kind":"github","repositories_count":243671557,"owners_count":20328635,"icon_url":"https://github.com/github.png","version":null,"created_at":"2022-05-30T11:31:42.601Z","updated_at":"2022-07-04T15:15:14.044Z","host_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub","repositories_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories","repository_names_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repository_names","owners_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners"}},"keywords":["analysis","formatter","hacktoberfest","language-server-protocol","lexer","linter","lsp-server","parser","productivity","style-linter","sv-lrm","syntax-tree","systemverilog","systemverilog-developer","systemverilog-parser","verible","yacc"],"created_at":"2024-07-30T22:00:31.140Z","updated_at":"2025-03-15T01:32:37.556Z","avatar_url":"https://github.com/chipsalliance.png","language":"C++","funding_links":[],"categories":["HDL parsers"],"sub_categories":[],"readme":null,"project_url":"https://awesome.ecosyste.ms/api/v1/projects/chipsalliance.github.io%2Fverible%2F","html_url":"https://awesome.ecosyste.ms/projects/chipsalliance.github.io%2Fverible%2F","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/chipsalliance.github.io%2Fverible%2F/lists"}