{"id":25809035,"url":"https://github.com/0xabdellatif/frequencydivider","last_synced_at":"2025-02-27T22:47:12.953Z","repository":{"id":270268154,"uuid":"897991292","full_name":"0xabdellatif/FrequencyDivider","owner":"0xabdellatif","description":"verilog code for frequency divider circuit implemented with verilog hdl","archived":false,"fork":false,"pushed_at":"2025-01-21T10:44:31.000Z","size":8,"stargazers_count":1,"open_issues_count":0,"forks_count":0,"subscribers_count":1,"default_branch":"main","last_synced_at":"2025-02-10T03:11:22.102Z","etag":null,"topics":["digital-design","fpga","frequency-divider","hardware-description-language","hdl","verilog"],"latest_commit_sha":null,"homepage":"","language":"Verilog","has_issues":true,"has_wiki":null,"has_pages":null,"mirror_url":null,"source_name":null,"license":"mit","status":null,"scm":"git","pull_requests_enabled":true,"icon_url":"https://github.com/0xabdellatif.png","metadata":{"files":{"readme":"README.md","changelog":null,"contributing":null,"funding":null,"license":"LICENSE","code_of_conduct":null,"threat_model":null,"audit":null,"citation":null,"codeowners":null,"security":null,"support":null,"governance":null,"roadmap":null,"authors":null,"dei":null,"publiccode":null,"codemeta":null}},"created_at":"2024-12-03T15:41:38.000Z","updated_at":"2025-01-21T10:44:34.000Z","dependencies_parsed_at":"2025-01-25T10:27:52.605Z","dependency_job_id":"b3d4d331-8c96-4204-9361-e690a1b43dff","html_url":"https://github.com/0xabdellatif/FrequencyDivider","commit_stats":null,"previous_names":["dalifethiabdellatif/frequencydivider","lemongrb/frequencydivider","a-bdellatif/frequencydivider","0xabdellatif/frequencydivider"],"tags_count":0,"template":false,"template_full_name":null,"repository_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/0xabdellatif%2FFrequencyDivider","tags_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/0xabdellatif%2FFrequencyDivider/tags","releases_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/0xabdellatif%2FFrequencyDivider/releases","manifests_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/0xabdellatif%2FFrequencyDivider/manifests","owner_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners/0xabdellatif","download_url":"https://codeload.github.com/0xabdellatif/FrequencyDivider/tar.gz/refs/heads/main","host":{"name":"GitHub","url":"https://github.com","kind":"github","repositories_count":241070378,"owners_count":19904373,"icon_url":"https://github.com/github.png","version":null,"created_at":"2022-05-30T11:31:42.601Z","updated_at":"2022-07-04T15:15:14.044Z","host_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub","repositories_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories","repository_names_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repository_names","owners_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners"}},"keywords":["digital-design","fpga","frequency-divider","hardware-description-language","hdl","verilog"],"created_at":"2025-02-27T22:47:11.665Z","updated_at":"2025-02-27T22:47:12.947Z","avatar_url":"https://github.com/0xabdellatif.png","language":"Verilog","funding_links":[],"categories":[],"sub_categories":[],"readme":"#### Frequency divider with verilog : \nfrequency divider circuit that outputs three different clocks with(50 Khz, 100 Khz and 250 Khz).\n* Clock 1 : 250 Khz\n* Clock 2 : 100 Khz\n* Clock 3 : 50 Khz\n\nthe verilog code was tested in ModelSim using ModelSim simulator, you can check the simulation by reviewing the [@simulation](https://github.com/0xaB26/FrequencyDivider/blob/main/wave)\n","project_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2F0xabdellatif%2Ffrequencydivider","html_url":"https://awesome.ecosyste.ms/projects/github.com%2F0xabdellatif%2Ffrequencydivider","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2F0xabdellatif%2Ffrequencydivider/lists"}