{"id":25809031,"url":"https://github.com/0xabdellatif/sequencedetector","last_synced_at":"2025-02-27T22:47:05.737Z","repository":{"id":270268162,"uuid":"898386891","full_name":"0xabdellatif/SequenceDetector","owner":"0xabdellatif","description":"11001 sequence detector","archived":false,"fork":false,"pushed_at":"2025-01-21T09:38:37.000Z","size":11,"stargazers_count":1,"open_issues_count":0,"forks_count":0,"subscribers_count":1,"default_branch":"main","last_synced_at":"2025-02-10T03:11:22.067Z","etag":null,"topics":["asic","digital-design","fpga","hardware","hardware-description-language","hdl","sequence-detection","sequence-detector","verilog"],"latest_commit_sha":null,"homepage":"","language":"Verilog","has_issues":true,"has_wiki":null,"has_pages":null,"mirror_url":null,"source_name":null,"license":"mit","status":null,"scm":"git","pull_requests_enabled":true,"icon_url":"https://github.com/0xabdellatif.png","metadata":{"files":{"readme":"README.md","changelog":null,"contributing":null,"funding":null,"license":"LICENSE","code_of_conduct":null,"threat_model":null,"audit":null,"citation":null,"codeowners":null,"security":null,"support":null,"governance":null,"roadmap":null,"authors":null,"dei":null,"publiccode":null,"codemeta":null}},"created_at":"2024-12-04T09:56:10.000Z","updated_at":"2025-01-21T09:38:40.000Z","dependencies_parsed_at":"2024-12-29T22:17:52.288Z","dependency_job_id":"5e58f212-ccc6-4fe7-9434-4435da6e29f2","html_url":"https://github.com/0xabdellatif/SequenceDetector","commit_stats":null,"previous_names":["dalifethiabdellatif/sequencedetector","lemongrb/sequencedetector","a-bdellatif/sequencedetector","0xabdellatif/sequencedetector"],"tags_count":0,"template":false,"template_full_name":null,"repository_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/0xabdellatif%2FSequenceDetector","tags_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/0xabdellatif%2FSequenceDetector/tags","releases_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/0xabdellatif%2FSequenceDetector/releases","manifests_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/0xabdellatif%2FSequenceDetector/manifests","owner_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners/0xabdellatif","download_url":"https://codeload.github.com/0xabdellatif/SequenceDetector/tar.gz/refs/heads/main","host":{"name":"GitHub","url":"https://github.com","kind":"github","repositories_count":241070365,"owners_count":19904367,"icon_url":"https://github.com/github.png","version":null,"created_at":"2022-05-30T11:31:42.601Z","updated_at":"2022-07-04T15:15:14.044Z","host_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub","repositories_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories","repository_names_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repository_names","owners_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners"}},"keywords":["asic","digital-design","fpga","hardware","hardware-description-language","hdl","sequence-detection","sequence-detector","verilog"],"created_at":"2025-02-27T22:47:04.698Z","updated_at":"2025-02-27T22:47:05.731Z","avatar_url":"https://github.com/0xabdellatif.png","language":"Verilog","funding_links":[],"categories":[],"sub_categories":[],"readme":"This is an overlapping sequence detector implemented using verilog language.\n#### State Table : \n\u003ctable\u003e\n  \u003ctr\u003e\n  \u003cth\u003e Current State\u003c/th\u003e\n  \u003cth\u003e Next State(in = 0, in = 1)\u003c/th\u003e\n  \u003cth\u003e Output(in = 0, in = 1) \u003c/th\u003e \u003c/tr\u003e\n  \u003ctr\u003e\n    \u003ctd\u003e S0 \u003c/td\u003e\n    \u003ctd\u003eS0, S1\u003c/td\u003e\n    \u003ctd\u003e0, 0\u003c/td\u003e\n  \u003c/tr\u003e\n  \u003ctr\u003e\n    \u003ctd\u003e S1 \u003c/td\u003e\n    \u003ctd\u003eS0, S2\u003c/td\u003e\n    \u003ctd\u003e0, 0\u003c/td\u003e\n  \u003c/tr\u003e  \n  \u003ctr\u003e\n    \u003ctd\u003e S2 \u003c/td\u003e\n    \u003ctd\u003eS3, S2\u003c/td\u003e\n    \u003ctd\u003e0, 0\u003c/td\u003e\n  \u003c/tr\u003e\n  \u003ctr\u003e\n    \u003ctd\u003e S3 \u003c/td\u003e\n    \u003ctd\u003eS4, S2\u003c/td\u003e\n    \u003ctd\u003e0, 0\u003c/td\u003e\n  \u003c/tr\u003e\n  \u003ctr\u003e\n    \u003ctd\u003e S4 \u003c/td\u003e\n    \u003ctd\u003eS0, S1\u003c/td\u003e\n    \u003ctd\u003e0, 1\u003c/td\u003e\n  \u003c/tr\u003e\n\u003c/table\u003e\n\n","project_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2F0xabdellatif%2Fsequencedetector","html_url":"https://awesome.ecosyste.ms/projects/github.com%2F0xabdellatif%2Fsequencedetector","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2F0xabdellatif%2Fsequencedetector/lists"}