{"id":20090467,"url":"https://github.com/64/rave32","last_synced_at":"2025-03-02T15:25:21.924Z","repository":{"id":106826835,"uuid":"580571782","full_name":"64/rave32","owner":"64","description":"An unpipelined 32-bit RISC-V CPU, written in Chisel.","archived":false,"fork":false,"pushed_at":"2022-12-29T23:05:16.000Z","size":58,"stargazers_count":1,"open_issues_count":0,"forks_count":1,"subscribers_count":2,"default_branch":"main","last_synced_at":"2025-01-13T02:46:00.944Z","etag":null,"topics":["chisel","hardware","risc-v","rtl"],"latest_commit_sha":null,"homepage":"","language":"Scala","has_issues":true,"has_wiki":null,"has_pages":null,"mirror_url":null,"source_name":null,"license":"mit","status":null,"scm":"git","pull_requests_enabled":true,"icon_url":"https://github.com/64.png","metadata":{"files":{"readme":"README.md","changelog":null,"contributing":null,"funding":null,"license":"LICENSE.md","code_of_conduct":null,"threat_model":null,"audit":null,"citation":null,"codeowners":null,"security":null,"support":null,"governance":null,"roadmap":null,"authors":null,"dei":null,"publiccode":null,"codemeta":null}},"created_at":"2022-12-20T22:22:07.000Z","updated_at":"2024-06-10T12:36:53.000Z","dependencies_parsed_at":"2023-07-24T01:15:14.556Z","dependency_job_id":null,"html_url":"https://github.com/64/rave32","commit_stats":null,"previous_names":[],"tags_count":0,"template":false,"template_full_name":"chipsalliance/chisel-template","repository_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/64%2Frave32","tags_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/64%2Frave32/tags","releases_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/64%2Frave32/releases","manifests_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/64%2Frave32/manifests","owner_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners/64","download_url":"https://codeload.github.com/64/rave32/tar.gz/refs/heads/main","host":{"name":"GitHub","url":"https://github.com","kind":"github","repositories_count":241526024,"owners_count":19976833,"icon_url":"https://github.com/github.png","version":null,"created_at":"2022-05-30T11:31:42.601Z","updated_at":"2022-07-04T15:15:14.044Z","host_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub","repositories_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories","repository_names_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repository_names","owners_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners"}},"keywords":["chisel","hardware","risc-v","rtl"],"created_at":"2024-11-13T16:24:36.612Z","updated_at":"2025-03-02T15:25:21.896Z","avatar_url":"https://github.com/64.png","language":"Scala","funding_links":[],"categories":[],"sub_categories":[],"readme":"Rave32: A RV32E CPU\n=======================\n\nThis is an unpipelined RV32E (RISC-V 32-bit, embedded variant) CPU written in Chisel.\n\nTests can be run with `sbt test`.\n","project_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2F64%2Frave32","html_url":"https://awesome.ecosyste.ms/projects/github.com%2F64%2Frave32","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2F64%2Frave32/lists"}