{"id":13996096,"url":"https://github.com/Elphel/eddr3","last_synced_at":"2025-07-22T23:31:13.138Z","repository":{"id":16529208,"uuid":"19282455","full_name":"Elphel/eddr3","owner":"Elphel","description":"mirror of https://git.elphel.com/Elphel/eddr3","archived":false,"fork":false,"pushed_at":"2017-10-16T20:33:45.000Z","size":1566,"stargazers_count":39,"open_issues_count":0,"forks_count":17,"subscribers_count":12,"default_branch":"master","last_synced_at":"2024-11-29T19:38:22.503Z","etag":null,"topics":["ddr","ddr3","fpga","memory-controller","open-core","verilog","xilinx","zynq"],"latest_commit_sha":null,"homepage":"","language":"Verilog","has_issues":true,"has_wiki":null,"has_pages":null,"mirror_url":null,"source_name":null,"license":null,"status":null,"scm":"git","pull_requests_enabled":true,"icon_url":"https://github.com/Elphel.png","metadata":{"files":{"readme":"README.md","changelog":null,"contributing":null,"funding":null,"license":null,"code_of_conduct":null,"threat_model":null,"audit":null,"citation":null,"codeowners":null,"security":null,"support":null}},"created_at":"2014-04-29T15:57:22.000Z","updated_at":"2024-11-12T20:22:38.000Z","dependencies_parsed_at":"2022-09-24T07:21:47.839Z","dependency_job_id":null,"html_url":"https://github.com/Elphel/eddr3","commit_stats":null,"previous_names":[],"tags_count":0,"template":false,"template_full_name":null,"purl":"pkg:github/Elphel/eddr3","repository_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/Elphel%2Feddr3","tags_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/Elphel%2Feddr3/tags","releases_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/Elphel%2Feddr3/releases","manifests_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/Elphel%2Feddr3/manifests","owner_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners/Elphel","download_url":"https://codeload.github.com/Elphel/eddr3/tar.gz/refs/heads/master","sbom_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/Elphel%2Feddr3/sbom","host":{"name":"GitHub","url":"https://github.com","kind":"github","repositories_count":266590068,"owners_count":23952860,"icon_url":"https://github.com/github.png","version":null,"created_at":"2022-05-30T11:31:42.601Z","updated_at":"2022-07-04T15:15:14.044Z","status":"online","status_checked_at":"2025-07-22T02:00:09.085Z","response_time":66,"last_error":null,"robots_txt_status":null,"robots_txt_updated_at":null,"robots_txt_url":"https://github.com/robots.txt","online":true,"can_crawl_api":true,"host_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub","repositories_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories","repository_names_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repository_names","owners_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners"}},"keywords":["ddr","ddr3","fpga","memory-controller","open-core","verilog","xilinx","zynq"],"created_at":"2024-08-09T14:03:48.804Z","updated_at":"2025-07-22T23:31:12.462Z","avatar_url":"https://github.com/Elphel.png","language":"Verilog","funding_links":[],"categories":["Verilog"],"sub_categories":[],"readme":"eddr3\n=====\n\nddr3 subproject for Elphel 393 camera\n\nThis subproject is started to create a DDR3 memory controller for Elphel camera that does not depend on any non-documented\nfeatures of Xilinx Zynq and can be simulated by Free Software tools (Icarus Verilog + GTKWave) without use of any encrypted\nmodules. Everything in plain Verilog and constraints.\n\nDetailed description of the project is available in the blog post: http://blog.elphel.com/2014/06/ddr3-memory-interface-on-xilinx-zynq-soc-free-software-compatible/\n","project_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2FElphel%2Feddr3","html_url":"https://awesome.ecosyste.ms/projects/github.com%2FElphel%2Feddr3","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2FElphel%2Feddr3/lists"}