{"id":13649382,"url":"https://github.com/EttusResearch/uhd","last_synced_at":"2025-04-22T14:31:44.156Z","repository":{"id":7697973,"uuid":"9062266","full_name":"EttusResearch/uhd","owner":"EttusResearch","description":"The USRP™ Hardware Driver Repository","archived":false,"fork":false,"pushed_at":"2025-04-17T07:51:40.000Z","size":146673,"stargazers_count":1070,"open_issues_count":68,"forks_count":688,"subscribers_count":133,"default_branch":"master","last_synced_at":"2025-04-17T22:29:07.881Z","etag":null,"topics":["driver","fpga","sdr","uhd","usrp"],"latest_commit_sha":null,"homepage":"http://uhd.ettus.com","language":"Verilog","has_issues":true,"has_wiki":null,"has_pages":null,"mirror_url":null,"source_name":null,"license":"other","status":null,"scm":"git","pull_requests_enabled":true,"icon_url":"https://github.com/EttusResearch.png","metadata":{"files":{"readme":"README.md","changelog":"CHANGELOG","contributing":"CONTRIBUTING.md","funding":null,"license":"LICENSE.md","code_of_conduct":null,"threat_model":null,"audit":null,"citation":null,"codeowners":null,"security":null,"support":null,"governance":null,"roadmap":null,"authors":null,"dei":null,"publiccode":null,"codemeta":null,"zenodo":null}},"created_at":"2013-03-27T19:52:19.000Z","updated_at":"2025-04-17T11:45:01.000Z","dependencies_parsed_at":"2023-02-16T14:01:07.683Z","dependency_job_id":"3da13f57-312e-4f84-8e8d-a303cf71f38c","html_url":"https://github.com/EttusResearch/uhd","commit_stats":{"total_commits":9451,"total_committers":189,"mean_commits":50.00529100529101,"dds":0.7647867950481431,"last_synced_commit":"471af98f6b595f5fd52d62303287d968ed2a8d0b"},"previous_names":[],"tags_count":148,"template":false,"template_full_name":null,"repository_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/EttusResearch%2Fuhd","tags_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/EttusResearch%2Fuhd/tags","releases_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/EttusResearch%2Fuhd/releases","manifests_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/EttusResearch%2Fuhd/manifests","owner_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners/EttusResearch","download_url":"https://codeload.github.com/EttusResearch/uhd/tar.gz/refs/heads/master","host":{"name":"GitHub","url":"https://github.com","kind":"github","repositories_count":250259026,"owners_count":21401026,"icon_url":"https://github.com/github.png","version":null,"created_at":"2022-05-30T11:31:42.601Z","updated_at":"2022-07-04T15:15:14.044Z","host_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub","repositories_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories","repository_names_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repository_names","owners_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners"}},"keywords":["driver","fpga","sdr","uhd","usrp"],"created_at":"2024-08-02T01:04:58.670Z","updated_at":"2025-04-22T14:31:39.142Z","avatar_url":"https://github.com/EttusResearch.png","language":"Verilog","funding_links":[],"categories":["硬件_其他","Verilog"],"sub_categories":["资源传输下载"],"readme":null,"project_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2FEttusResearch%2Fuhd","html_url":"https://awesome.ecosyste.ms/projects/github.com%2FEttusResearch%2Fuhd","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2FEttusResearch%2Fuhd/lists"}