{"id":13417001,"url":"https://github.com/Nic30/hdlConvertor","last_synced_at":"2025-03-15T01:32:40.962Z","repository":{"id":43660539,"uuid":"62142405","full_name":"Nic30/hdlConvertor","owner":"Nic30","description":"Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4","archived":false,"fork":false,"pushed_at":"2025-03-08T14:21:38.000Z","size":15107,"stargazers_count":288,"open_issues_count":34,"forks_count":70,"subscribers_count":21,"default_branch":"master","last_synced_at":"2025-03-08T15:25:41.305Z","etag":null,"topics":["antrl4","fpga","parser","python","systemverilog","systemverilog-parser","verilog","verilog-parser","vhdl","vhdl-parser"],"latest_commit_sha":null,"homepage":"","language":"C++","has_issues":true,"has_wiki":null,"has_pages":null,"mirror_url":null,"source_name":null,"license":"mit","status":null,"scm":"git","pull_requests_enabled":true,"icon_url":"https://github.com/Nic30.png","metadata":{"files":{"readme":"README.md","changelog":null,"contributing":null,"funding":null,"license":"LICENSE","code_of_conduct":null,"threat_model":null,"audit":null,"citation":null,"codeowners":null,"security":null,"support":null,"governance":null,"roadmap":null,"authors":null,"dei":null,"publiccode":null,"codemeta":null}},"created_at":"2016-06-28T13:19:49.000Z","updated_at":"2025-03-08T14:21:44.000Z","dependencies_parsed_at":"2023-02-09T15:45:36.928Z","dependency_job_id":"9a8b34c2-9e2e-4a24-9c3c-417e9b2d9703","html_url":"https://github.com/Nic30/hdlConvertor","commit_stats":{"total_commits":1601,"total_committers":26,"mean_commits":61.57692307692308,"dds":"0.14553404122423486","last_synced_commit":"a04904a506d85ceb011f02a28f2b1b791ab37e56"},"previous_names":[],"tags_count":13,"template":false,"template_full_name":null,"repository_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/Nic30%2FhdlConvertor","tags_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/Nic30%2FhdlConvertor/tags","releases_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/Nic30%2FhdlConvertor/releases","manifests_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/Nic30%2FhdlConvertor/manifests","owner_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners/Nic30","download_url":"https://codeload.github.com/Nic30/hdlConvertor/tar.gz/refs/heads/master","host":{"name":"GitHub","url":"https://github.com","kind":"github","repositories_count":243671509,"owners_count":20328633,"icon_url":"https://github.com/github.png","version":null,"created_at":"2022-05-30T11:31:42.601Z","updated_at":"2022-07-04T15:15:14.044Z","host_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub","repositories_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories","repository_names_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repository_names","owners_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners"}},"keywords":["antrl4","fpga","parser","python","systemverilog","systemverilog-parser","verilog","verilog-parser","vhdl","vhdl-parser"],"created_at":"2024-07-30T22:00:31.038Z","updated_at":"2025-03-15T01:32:35.954Z","avatar_url":"https://github.com/Nic30.png","language":"C++","funding_links":[],"categories":["Uncategorized","HDL parsers","C++","Circuit Compilers","Semi Custom Design/ FPGAs"],"sub_categories":["Uncategorized"],"readme":null,"project_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2FNic30%2FhdlConvertor","html_url":"https://awesome.ecosyste.ms/projects/github.com%2FNic30%2FhdlConvertor","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2FNic30%2FhdlConvertor/lists"}