{"id":13417296,"url":"https://github.com/OSVVM/UART","last_synced_at":"2025-03-15T02:30:49.289Z","repository":{"id":48150186,"uuid":"192356536","full_name":"OSVVM/UART","owner":"OSVVM","description":"OSVVM UART Verification Components.  Uart Transmitter with error injection for parity, stop, and break errors.   UART Receiver verification component with error handling for parity, stop, and break errors.   ","archived":false,"fork":false,"pushed_at":"2024-07-25T05:20:28.000Z","size":207,"stargazers_count":8,"open_issues_count":2,"forks_count":7,"subscribers_count":3,"default_branch":"main","last_synced_at":"2024-07-31T22:38:10.859Z","etag":null,"topics":[],"latest_commit_sha":null,"homepage":"","language":"VHDL","has_issues":true,"has_wiki":null,"has_pages":null,"mirror_url":null,"source_name":null,"license":"other","status":null,"scm":"git","pull_requests_enabled":true,"icon_url":"https://github.com/OSVVM.png","metadata":{"files":{"readme":"README.md","changelog":"CHANGELOG.md","contributing":null,"funding":null,"license":"LICENSE.md","code_of_conduct":null,"threat_model":null,"audit":null,"citation":null,"codeowners":null,"security":null,"support":null,"governance":null,"roadmap":null,"authors":"AUTHORS.md","dei":null,"publiccode":null,"codemeta":null}},"created_at":"2019-06-17T13:52:27.000Z","updated_at":"2024-07-25T02:28:58.000Z","dependencies_parsed_at":"2024-01-28T04:03:29.441Z","dependency_job_id":"b534fe71-7068-46b8-92ce-b4ff2c8097fc","html_url":"https://github.com/OSVVM/UART","commit_stats":null,"previous_names":[],"tags_count":31,"template":false,"template_full_name":null,"repository_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/OSVVM%2FUART","tags_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/OSVVM%2FUART/tags","releases_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/OSVVM%2FUART/releases","manifests_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/OSVVM%2FUART/manifests","owner_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners/OSVVM","download_url":"https://codeload.github.com/OSVVM/UART/tar.gz/refs/heads/main","host":{"name":"GitHub","url":"https://github.com","kind":"github","repositories_count":243674613,"owners_count":20329129,"icon_url":"https://github.com/github.png","version":null,"created_at":"2022-05-30T11:31:42.601Z","updated_at":"2022-07-04T15:15:14.044Z","host_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub","repositories_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories","repository_names_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repository_names","owners_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners"}},"keywords":[],"created_at":"2024-07-30T22:00:35.039Z","updated_at":"2025-03-15T02:30:48.784Z","avatar_url":"https://github.com/OSVVM.png","language":"VHDL","funding_links":[],"categories":["Frameworks:"],"sub_categories":["OSVVM"],"readme":"# UART Verification Component Library \nThe UART Verification Component Library \ncontains UART Transmitter and Receiver \nverification components. \nBoth of these verification components simplify \ninjecting and checking for\nparity, stop, and break errors.  \n\n## Testbenches are Included \n\nTestbenches are in the Git repository, so you can \nrun a simulation and see a live example \nof how to use the models.\n\n## UART Project Structure\n   * UART\n      * src\n      * testbench\n         \n## Release History\nFor the release history see, [CHANGELOG.md](CHANGELOG.md)\n\n## Learning OSVVM\nYou can find an overview of OSVVM at [osvvm.github.io](https://osvvm.github.io).\nAlternately you can find our pdf documentation at \n[OSVVM Documentation Repository](https://github.com/OSVVM/Documentation#readme).\n\nYou can also learn OSVVM by taking the class, [Advanced VHDL Verification and Testbenches - OSVVM\u0026trade; BootCamp](https://synthworks.com/vhdl_testbench_verification.htm)\n\n## Download OSVVM Libraries\nOSVVM is available as either a git repository \n[OsvvmLibraries](https://github.com/osvvm/OsvvmLibraries) \nor zip file from [osvvm.org Downloads Page](https://osvvm.org/downloads).\n\nOn GitHub, all OSVVM libraries are a submodule of the repository OsvvmLibraries. Download all OSVVM libraries using git clone with the “–recursive” flag: \n```    \n  $ git clone --recursive https://github.com/osvvm/OsvvmLibraries\n```\n\n## Run The Demos\nA great way to get oriented with OSVVM is to run the demos.\nFor directions on running the demos, see [OSVVM Scripts](https://github.com/osvvm/OSVVM-Scripts#readme).\n\n## Participating and Project Organization \nThe OSVVM project welcomes your participation with either \nissue reports or pull requests.\n\nYou can find the project [Authors here](AUTHORS.md) and\n[Contributors here](CONTRIBUTORS.md).\n\n### UART/src\nUART verification components.\nUses OSVVM Model Independent Transactions for Streaming,\nSee OSVVM-Common repository, file Common/src/StreamTransactionPkg.vhd\n\n   * UartTbPkg.vhd\n      * Constants and subprograms that support the UART and UART scoreboards.\n   * ScoreboardPkg_Uart.vhd\n      * ScoreboardGeneric instance to support the UART.\n   * UartTxComponentPkg.vhd\n      * Package containing a component declaration for UART Transmitter verification component. \n   * UartRxComponentPkg.vhd\n      * Package containing a component declaration for UART Receiver verification component. \n   * UartContext.vhd\n      * References all packages required to use the UART verification components\n   * UartTx.vhd\n      * UART Transmitter verification component. \n   * UartRx.vhd\n      * UART Receiver verification component. \n\nFor current compile order see UART/UART.pro.\n\n### UART/testbench\n   * TbUart.vhd\n      * Test harness for UART testbench\n   * TestCtrl_e.vhd\n      * Entity for TestCtrl - the test sequencer\n   * TbUart_SendGet1.vhd\n      * Test architecture SendGet1 and configuration TbUart_SendGet1\n   * TbUart_SendGet2.vhd\n      * Test architecture SendGet2 and configuration TbUart_SendGet2\n   * TbUart_Options1.vhd\n      * Test architecture Options1 and configuration TbUart_Options1\n   * TbUart_Options2.vhd\n      * Test architecture Options2 and configuration TbUart_Options2\n   * TbUart_Checkers1.vhd\n      * Test architecture Checkers1 and configuration TbUart_Checkers1\n   * TbUart_Checkers2.vhd\n      * Test architecture Checkers2 and configuration TbUart_Checkers2\n   * TbUart_Scoreboard1.vhd\n      * Test architecture Scoreboard1 and configuration TbUart_Scoreboard1\n   * TbUart_Overload1.vhd\n      * Test architecture Overload1 and configuration TbUart_Overload1\n\nFor current compile order see UART/testbench/testbench.pro.\n\n## More Information on OSVVM\n\n**OSVVM Forums and Blog:**     [http://www.osvvm.org/](http://www.osvvm.org/)   \n**Gitter:** [https://gitter.im/OSVVM/Lobby](https://gitter.im/OSVVM/Lobby)  \n**Documentation:** [osvvm.github.io](https://osvvm.github.io)    \n**Documentation:** [PDF Documentation](https://github.com/OSVVM/Documentation)  \n\n## Copyright and License\nCopyright (C) 2006-2022 by [SynthWorks Design Inc.](http://www.synthworks.com/)  \nCopyright (C) 2022 by [OSVVM Authors](AUTHORS.md)   \n\nThis file is part of OSVVM.\n\n    Licensed under Apache License, Version 2.0 (the \"License\")\n    You may not use this file except in compliance with the License.\n    You may obtain a copy of the License at\n\n  [http://www.apache.org/licenses/LICENSE-2.0](http://www.apache.org/licenses/LICENSE-2.0)\n\n    Unless required by applicable law or agreed to in writing, software\n    distributed under the License is distributed on an \"AS IS\" BASIS,\n    WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.\n    See the License for the specific language governing permissions and\n    limitations under the License.\n","project_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2FOSVVM%2FUART","html_url":"https://awesome.ecosyste.ms/projects/github.com%2FOSVVM%2FUART","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2FOSVVM%2FUART/lists"}