{"id":13398830,"url":"https://github.com/OpenTimer/OpenTimer","last_synced_at":"2025-03-14T03:30:46.420Z","repository":{"id":34993263,"uuid":"39079545","full_name":"OpenTimer/OpenTimer","owner":"OpenTimer","description":"A High-performance Timing Analysis Tool for VLSI Systems","archived":false,"fork":false,"pushed_at":"2023-05-26T02:32:37.000Z","size":344523,"stargazers_count":538,"open_issues_count":56,"forks_count":146,"subscribers_count":47,"default_branch":"master","last_synced_at":"2024-07-31T19:17:03.963Z","etag":null,"topics":["cad","circuit-analysis","circuit-simulation","circuit-simulator","computer-aided-design","cpp17","eda","electronic-design-automation","parallel-computing","sta","static-timing-analysis","verilog","vlsi","vlsi-circuits","vlsi-physical-design"],"latest_commit_sha":null,"homepage":"","language":"Verilog","has_issues":true,"has_wiki":null,"has_pages":null,"mirror_url":null,"source_name":null,"license":"other","status":null,"scm":"git","pull_requests_enabled":true,"icon_url":"https://github.com/OpenTimer.png","metadata":{"files":{"readme":"README.md","changelog":null,"contributing":null,"funding":null,"license":"LICENSE","code_of_conduct":null,"threat_model":null,"audit":null,"citation":null,"codeowners":null,"security":null,"support":null,"governance":null}},"created_at":"2015-07-14T14:26:43.000Z","updated_at":"2024-07-31T02:27:42.000Z","dependencies_parsed_at":"2023-01-15T11:45:19.856Z","dependency_job_id":"f57f266e-01a3-4d41-ad50-51662426f9a4","html_url":"https://github.com/OpenTimer/OpenTimer","commit_stats":null,"previous_names":[],"tags_count":0,"template":false,"template_full_name":null,"repository_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/OpenTimer%2FOpenTimer","tags_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/OpenTimer%2FOpenTimer/tags","releases_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/OpenTimer%2FOpenTimer/releases","manifests_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/OpenTimer%2FOpenTimer/manifests","owner_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners/OpenTimer","download_url":"https://codeload.github.com/OpenTimer/OpenTimer/tar.gz/refs/heads/master","host":{"name":"GitHub","url":"https://github.com","kind":"github","repositories_count":221432656,"owners_count":16820052,"icon_url":"https://github.com/github.png","version":null,"created_at":"2022-05-30T11:31:42.601Z","updated_at":"2022-07-04T15:15:14.044Z","host_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub","repositories_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories","repository_names_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repository_names","owners_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners"}},"keywords":["cad","circuit-analysis","circuit-simulation","circuit-simulator","computer-aided-design","cpp17","eda","electronic-design-automation","parallel-computing","sta","static-timing-analysis","verilog","vlsi","vlsi-circuits","vlsi-physical-design"],"created_at":"2024-07-30T19:00:31.982Z","updated_at":"2024-10-25T14:31:36.766Z","avatar_url":"https://github.com/OpenTimer.png","language":"Verilog","readme":null,"funding_links":[],"categories":["Projects (sorted by year)","Verilog","Verilog/SystemVerilog Tools","Verification Frameworks","FPGA Tools","Tools","Semi Custom Design/ FPGAs"],"sub_categories":["2015","Interfaces","Mesh networks","Timing Analysis"],"project_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2FOpenTimer%2FOpenTimer","html_url":"https://awesome.ecosyste.ms/projects/github.com%2FOpenTimer%2FOpenTimer","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2FOpenTimer%2FOpenTimer/lists"}