{"id":13416931,"url":"https://github.com/PyHDI/veriloggen","last_synced_at":"2025-03-15T01:32:25.917Z","repository":{"id":55917148,"uuid":"37813184","full_name":"PyHDI/veriloggen","owner":"PyHDI","description":"Veriloggen: A Mixed-Paradigm Hardware Construction Framework","archived":false,"fork":false,"pushed_at":"2024-08-10T03:27:48.000Z","size":11997,"stargazers_count":306,"open_issues_count":23,"forks_count":58,"subscribers_count":35,"default_branch":"develop","last_synced_at":"2024-10-01T10:36:46.523Z","etag":null,"topics":["compiler","hardware","hardware-construction-language","high-level-synthesis","python","pyverilog","verilog-hdl"],"latest_commit_sha":null,"homepage":"","language":"Python","has_issues":true,"has_wiki":null,"has_pages":null,"mirror_url":null,"source_name":null,"license":"apache-2.0","status":null,"scm":"git","pull_requests_enabled":true,"icon_url":"https://github.com/PyHDI.png","metadata":{"files":{"readme":"README.md","changelog":null,"contributing":null,"funding":null,"license":"LICENSE","code_of_conduct":null,"threat_model":null,"audit":null,"citation":null,"codeowners":null,"security":null,"support":null,"governance":null,"roadmap":null,"authors":null,"dei":null,"publiccode":null,"codemeta":null}},"created_at":"2015-06-21T15:05:30.000Z","updated_at":"2024-09-28T14:37:41.000Z","dependencies_parsed_at":"2024-01-17T07:04:19.996Z","dependency_job_id":"ab4ccc35-36fa-4936-a771-3436318b5500","html_url":"https://github.com/PyHDI/veriloggen","commit_stats":{"total_commits":1634,"total_committers":5,"mean_commits":326.8,"dds":0.01040391676866581,"last_synced_commit":"eae22d9b70977a06f5ca0cbbc470c108d89ffa80"},"previous_names":[],"tags_count":76,"template":false,"template_full_name":null,"repository_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/PyHDI%2Fveriloggen","tags_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/PyHDI%2Fveriloggen/tags","releases_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/PyHDI%2Fveriloggen/releases","manifests_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/PyHDI%2Fveriloggen/manifests","owner_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners/PyHDI","download_url":"https://codeload.github.com/PyHDI/veriloggen/tar.gz/refs/heads/develop","host":{"name":"GitHub","url":"https://github.com","kind":"github","repositories_count":243671367,"owners_count":20328604,"icon_url":"https://github.com/github.png","version":null,"created_at":"2022-05-30T11:31:42.601Z","updated_at":"2022-07-04T15:15:14.044Z","host_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub","repositories_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories","repository_names_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repository_names","owners_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners"}},"keywords":["compiler","hardware","hardware-construction-language","high-level-synthesis","python","pyverilog","verilog-hdl"],"created_at":"2024-07-30T22:00:29.948Z","updated_at":"2025-03-15T01:32:20.906Z","avatar_url":"https://github.com/PyHDI.png","language":"Python","funding_links":[],"categories":["Meta HDL and Transpilers","Verilog-Toolkit","Python","Circuit Compilers","Frameworks"],"sub_categories":[],"readme":null,"project_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2FPyHDI%2Fveriloggen","html_url":"https://awesome.ecosyste.ms/projects/github.com%2FPyHDI%2Fveriloggen","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2FPyHDI%2Fveriloggen/lists"}