{"id":13649138,"url":"https://github.com/RSPwFPGAs/virtio-fpga","last_synced_at":"2025-04-22T12:33:34.435Z","repository":{"id":217099473,"uuid":"278244322","full_name":"RSPwFPGAs/virtio-fpga","owner":"RSPwFPGAs","description":"A platform for emulating Virtio devices with FPGAs","archived":false,"fork":false,"pushed_at":"2021-03-31T14:39:57.000Z","size":884,"stargazers_count":24,"open_issues_count":0,"forks_count":11,"subscribers_count":3,"default_branch":"master","last_synced_at":"2024-08-03T01:39:31.992Z","etag":null,"topics":["cosim","fpga","msix","pcie","qemu","virtio"],"latest_commit_sha":null,"homepage":"","language":"SystemVerilog","has_issues":true,"has_wiki":null,"has_pages":null,"mirror_url":null,"source_name":null,"license":"bsd-3-clause","status":null,"scm":"git","pull_requests_enabled":true,"icon_url":"https://github.com/RSPwFPGAs.png","metadata":{},"created_at":"2020-07-09T02:38:06.000Z","updated_at":"2024-07-24T16:39:31.000Z","dependencies_parsed_at":null,"dependency_job_id":"3ea63705-7311-4748-aa5e-e02f410c9f77","html_url":"https://github.com/RSPwFPGAs/virtio-fpga","commit_stats":null,"previous_names":["rspwfpgas/virtio-fpga"],"tags_count":0,"template":false,"template_full_name":null,"repository_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/RSPwFPGAs%2Fvirtio-fpga","tags_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/RSPwFPGAs%2Fvirtio-fpga/tags","releases_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/RSPwFPGAs%2Fvirtio-fpga/releases","manifests_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/RSPwFPGAs%2Fvirtio-fpga/manifests","owner_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners/RSPwFPGAs","download_url":"https://codeload.github.com/RSPwFPGAs/virtio-fpga/tar.gz/refs/heads/master","host":{"name":"GitHub","url":"https://github.com","kind":"github","repositories_count":223896472,"owners_count":17221441,"icon_url":"https://github.com/github.png","version":null,"created_at":"2022-05-30T11:31:42.601Z","updated_at":"2022-07-04T15:15:14.044Z","host_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub","repositories_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories","repository_names_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repository_names","owners_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners"}},"keywords":["cosim","fpga","msix","pcie","qemu","virtio"],"created_at":"2024-08-02T01:04:48.103Z","updated_at":"2024-11-09T23:31:00.604Z","avatar_url":"https://github.com/RSPwFPGAs.png","language":"SystemVerilog","funding_links":[],"categories":["SystemVerilog"],"sub_categories":[],"readme":null,"project_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2FRSPwFPGAs%2Fvirtio-fpga","html_url":"https://awesome.ecosyste.ms/projects/github.com%2FRSPwFPGAs%2Fvirtio-fpga","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2FRSPwFPGAs%2Fvirtio-fpga/lists"}