{"id":28340379,"url":"https://github.com/RaeinLayeghPour/FPGA-Based-8-bit-CPU-Design","last_synced_at":"2026-04-02T02:35:56.830Z","repository":{"id":291327467,"uuid":"976852734","full_name":"RaeinLayeghPour/FPGA-Based-Simple-CPU-Design","owner":"RaeinLayeghPour","description":" FPGA-Based Simple CPU Design using VHDL","archived":false,"fork":false,"pushed_at":"2025-05-26T01:20:00.000Z","size":848,"stargazers_count":0,"open_issues_count":0,"forks_count":0,"subscribers_count":1,"default_branch":"main","last_synced_at":"2025-05-26T02:37:44.373Z","etag":null,"topics":["fpga","quartus2","vhdl"],"latest_commit_sha":null,"homepage":"https://raeinportfolio.com","language":"VHDL","has_issues":true,"has_wiki":null,"has_pages":null,"mirror_url":null,"source_name":null,"license":null,"status":null,"scm":"git","pull_requests_enabled":true,"icon_url":"https://github.com/RaeinLayeghPour.png","metadata":{"files":{"readme":"README.md","changelog":null,"contributing":null,"funding":null,"license":null,"code_of_conduct":null,"threat_model":null,"audit":null,"citation":null,"codeowners":null,"security":null,"support":null,"governance":null,"roadmap":null,"authors":null,"dei":null,"publiccode":null,"codemeta":null,"zenodo":null}},"created_at":"2025-05-02T21:50:17.000Z","updated_at":"2025-05-26T01:20:04.000Z","dependencies_parsed_at":"2025-05-03T22:37:13.242Z","dependency_job_id":null,"html_url":"https://github.com/RaeinLayeghPour/FPGA-Based-Simple-CPU-Design","commit_stats":null,"previous_names":["raeinlayeghpour/fpga-based-simple-cpu-design"],"tags_count":0,"template":false,"template_full_name":null,"purl":"pkg:github/RaeinLayeghPour/FPGA-Based-Simple-CPU-Design","repository_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/RaeinLayeghPour%2FFPGA-Based-Simple-CPU-Design","tags_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/RaeinLayeghPour%2FFPGA-Based-Simple-CPU-Design/tags","releases_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/RaeinLayeghPour%2FFPGA-Based-Simple-CPU-Design/releases","manifests_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/RaeinLayeghPour%2FFPGA-Based-Simple-CPU-Design/manifests","owner_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners/RaeinLayeghPour","download_url":"https://codeload.github.com/RaeinLayeghPour/FPGA-Based-Simple-CPU-Design/tar.gz/refs/heads/main","sbom_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/RaeinLayeghPour%2FFPGA-Based-Simple-CPU-Design/sbom","host":{"name":"GitHub","url":"https://github.com","kind":"github","repositories_count":261012839,"owners_count":23096922,"icon_url":"https://github.com/github.png","version":null,"created_at":"2022-05-30T11:31:42.601Z","updated_at":"2022-07-04T15:15:14.044Z","host_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub","repositories_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories","repository_names_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repository_names","owners_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners"}},"keywords":["fpga","quartus2","vhdl"],"created_at":"2025-05-27T02:50:27.984Z","updated_at":"2026-04-02T02:35:56.726Z","avatar_url":"https://github.com/RaeinLayeghPour.png","language":"VHDL","funding_links":[],"categories":[],"sub_categories":[],"readme":null,"project_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2FRaeinLayeghPour%2FFPGA-Based-8-bit-CPU-Design","html_url":"https://awesome.ecosyste.ms/projects/github.com%2FRaeinLayeghPour%2FFPGA-Based-8-bit-CPU-Design","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2FRaeinLayeghPour%2FFPGA-Based-8-bit-CPU-Design/lists"}