{"id":13649371,"url":"https://github.com/SI-RISCV/e200_opensource","last_synced_at":"2025-04-22T14:31:40.064Z","repository":{"id":41454786,"uuid":"98553575","full_name":"SI-RISCV/e200_opensource","owner":"SI-RISCV","description":"Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2","archived":true,"fork":false,"pushed_at":"2021-03-24T09:38:39.000Z","size":94482,"stargazers_count":2629,"open_issues_count":33,"forks_count":1013,"subscribers_count":229,"default_branch":"master","last_synced_at":"2024-11-10T00:33:03.617Z","etag":null,"topics":["china","core","cpu","nuclei","risc-v","ultra-low-power","verilog"],"latest_commit_sha":null,"homepage":"https://github.com/riscv-mcu/e203_hbirdv2","language":"Verilog","has_issues":true,"has_wiki":null,"has_pages":null,"mirror_url":null,"source_name":null,"license":"apache-2.0","status":null,"scm":"git","pull_requests_enabled":true,"icon_url":"https://github.com/SI-RISCV.png","metadata":{"files":{"readme":"README.md","changelog":null,"contributing":null,"funding":null,"license":"LICENSE","code_of_conduct":null,"threat_model":null,"audit":null,"citation":null,"codeowners":null,"security":null,"support":null}},"created_at":"2017-07-27T15:38:44.000Z","updated_at":"2024-11-08T08:48:16.000Z","dependencies_parsed_at":"2022-07-12T20:10:32.157Z","dependency_job_id":null,"html_url":"https://github.com/SI-RISCV/e200_opensource","commit_stats":null,"previous_names":[],"tags_count":0,"template":false,"template_full_name":null,"repository_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/SI-RISCV%2Fe200_opensource","tags_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/SI-RISCV%2Fe200_opensource/tags","releases_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/SI-RISCV%2Fe200_opensource/releases","manifests_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/SI-RISCV%2Fe200_opensource/manifests","owner_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners/SI-RISCV","download_url":"https://codeload.github.com/SI-RISCV/e200_opensource/tar.gz/refs/heads/master","host":{"name":"GitHub","url":"https://github.com","kind":"github","repositories_count":250259005,"owners_count":21401021,"icon_url":"https://github.com/github.png","version":null,"created_at":"2022-05-30T11:31:42.601Z","updated_at":"2022-07-04T15:15:14.044Z","host_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub","repositories_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories","repository_names_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repository_names","owners_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners"}},"keywords":["china","core","cpu","nuclei","risc-v","ultra-low-power","verilog"],"created_at":"2024-08-02T01:04:58.333Z","updated_at":"2025-04-22T14:31:35.044Z","avatar_url":"https://github.com/SI-RISCV.png","language":"Verilog","readme":null,"funding_links":[],"categories":["Cores","Verilog","CPU RISC-V"],"sub_categories":["Industry","网络服务_其他"],"project_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2FSI-RISCV%2Fe200_opensource","html_url":"https://awesome.ecosyste.ms/projects/github.com%2FSI-RISCV%2Fe200_opensource","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2FSI-RISCV%2Fe200_opensource/lists"}