{"id":13648094,"url":"https://github.com/SystemRDL/PeakRDL","last_synced_at":"2025-04-22T06:33:05.821Z","repository":{"id":50720425,"uuid":"253298685","full_name":"SystemRDL/PeakRDL","owner":"SystemRDL","description":"Control and status register code generator toolchain","archived":false,"fork":false,"pushed_at":"2024-09-03T22:18:04.000Z","size":130,"stargazers_count":91,"open_issues_count":8,"forks_count":23,"subscribers_count":13,"default_branch":"main","last_synced_at":"2024-10-02T16:38:20.766Z","etag":null,"topics":["amba","apb","asic","axi","command-line-tool","csr","eda","fpga","hardware-description-language","register-descriptions","registers","systemrdl-compiler","systemverilog","uvm","uvm-register-model","verilog"],"latest_commit_sha":null,"homepage":"http://peakrdl.readthedocs.io","language":"Python","has_issues":true,"has_wiki":null,"has_pages":null,"mirror_url":null,"source_name":null,"license":"gpl-3.0","status":null,"scm":"git","pull_requests_enabled":true,"icon_url":"https://github.com/SystemRDL.png","metadata":{"files":{"readme":"README.md","changelog":null,"contributing":null,"funding":null,"license":"LICENSE","code_of_conduct":null,"threat_model":null,"audit":null,"citation":null,"codeowners":null,"security":null,"support":null,"governance":null,"roadmap":null,"authors":null}},"created_at":"2020-04-05T18:01:15.000Z","updated_at":"2024-09-27T07:50:14.000Z","dependencies_parsed_at":"2023-10-17T08:27:38.711Z","dependency_job_id":"1ca51445-cc3d-4730-be71-a6acd8452311","html_url":"https://github.com/SystemRDL/PeakRDL","commit_stats":{"total_commits":43,"total_committers":2,"mean_commits":21.5,"dds":"0.023255813953488413","last_synced_commit":"8011ff6942015999acf9165d31d8b14f2b328e31"},"previous_names":[],"tags_count":10,"template":false,"template_full_name":null,"repository_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/SystemRDL%2FPeakRDL","tags_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/SystemRDL%2FPeakRDL/tags","releases_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/SystemRDL%2FPeakRDL/releases","manifests_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/SystemRDL%2FPeakRDL/manifests","owner_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners/SystemRDL","download_url":"https://codeload.github.com/SystemRDL/PeakRDL/tar.gz/refs/heads/main","host":{"name":"GitHub","url":"https://github.com","kind":"github","repositories_count":223892201,"owners_count":17220727,"icon_url":"https://github.com/github.png","version":null,"created_at":"2022-05-30T11:31:42.601Z","updated_at":"2022-07-04T15:15:14.044Z","host_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub","repositories_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories","repository_names_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repository_names","owners_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners"}},"keywords":["amba","apb","asic","axi","command-line-tool","csr","eda","fpga","hardware-description-language","register-descriptions","registers","systemrdl-compiler","systemverilog","uvm","uvm-register-model","verilog"],"created_at":"2024-08-02T01:03:58.006Z","updated_at":"2025-04-22T06:33:05.813Z","avatar_url":"https://github.com/SystemRDL.png","language":"Python","funding_links":[],"categories":["Python","Other Design Automation tools","Register Design"],"sub_categories":[],"readme":"[![Documentation Status](https://readthedocs.org/projects/peakrdl/badge/?version=latest)](http://peakrdl.readthedocs.io)\n[![build](https://github.com/SystemRDL/PeakRDL/workflows/build/badge.svg)](https://github.com/SystemRDL/PeakRDL/actions?query=workflow%3Abuild+branch%3Amain)\n[![Coverage Status](https://coveralls.io/repos/github/SystemRDL/PeakRDL/badge.svg?branch=main)](https://coveralls.io/github/SystemRDL/PeakRDL?branch=main)\n[![PyPI - Python Version](https://img.shields.io/pypi/pyversions/peakrdl.svg)](https://pypi.org/project/peakrdl)\n\n# PeakRDL\n\nPeakRDL is a free and open-source control \u0026 status register (CSR) generator\ntoolchain. This project provides a command-line tool that unifies many aspects\nof register automation such as generating Verilog CSR RTL, compiling a\nC register abstraction layer, and many more. PeakRDL is centered around the\nSystemRDL register description language, but is also capable of working with\nother CSR specifications like IP-XACT.\n\nThis tool can:\n\n* Process SystemRDL 2.0 register descriptions.\n* Generate synthesizable SystemVerilog RTL register blocks.\n* Generate a C register abstraction header for software.\n* Import \u0026 export IP-XACT XML.\n* Create rich and dynamic HTML documentation.\n* Build a UVM register model abstraction layer.\n* Extend this tool with your own plugin.\n* ... or use one of the many [community plugins](https://peakrdl.readthedocs.io/en/latest/community.html)\n\n\n## Documentation\nSee the [PeakRDL Documentation](http://peakrdl.readthedocs.io) for more details.\n","project_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2FSystemRDL%2FPeakRDL","html_url":"https://awesome.ecosyste.ms/projects/github.com%2FSystemRDL%2FPeakRDL","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2FSystemRDL%2FPeakRDL/lists"}