{"id":13416985,"url":"https://github.com/Vlsir/Vlsir","last_synced_at":"2025-03-15T01:32:40.124Z","repository":{"id":38187984,"uuid":"439178283","full_name":"Vlsir/Vlsir","owner":"Vlsir","description":"Interchange formats for chip design.","archived":false,"fork":false,"pushed_at":"2024-04-26T16:34:37.000Z","size":1846,"stargazers_count":22,"open_issues_count":25,"forks_count":8,"subscribers_count":3,"default_branch":"main","last_synced_at":"2024-04-26T23:45:50.391Z","etag":null,"topics":[],"latest_commit_sha":null,"homepage":null,"language":"Python","has_issues":true,"has_wiki":null,"has_pages":null,"mirror_url":null,"source_name":null,"license":"bsd-3-clause","status":null,"scm":"git","pull_requests_enabled":true,"icon_url":"https://github.com/Vlsir.png","metadata":{"files":{"readme":"readme.md","changelog":null,"contributing":null,"funding":null,"license":"LICENSE","code_of_conduct":null,"threat_model":null,"audit":null,"citation":null,"codeowners":null,"security":null,"support":null,"governance":null,"roadmap":null,"authors":null,"dei":null,"publiccode":null,"codemeta":null}},"created_at":"2021-12-17T01:44:31.000Z","updated_at":"2024-06-21T17:54:31.212Z","dependencies_parsed_at":"2024-01-17T07:04:15.270Z","dependency_job_id":"7cbd1c2b-e6ea-4692-88b8-84b62db0237c","html_url":"https://github.com/Vlsir/Vlsir","commit_stats":{"total_commits":138,"total_committers":7,"mean_commits":"19.714285714285715","dds":"0.32608695652173914","last_synced_commit":"e7f5f91a0a4e14469cd33c6a5c3b9b1b321a6058"},"previous_names":[],"tags_count":19,"template":false,"template_full_name":null,"repository_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/Vlsir%2FVlsir","tags_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/Vlsir%2FVlsir/tags","releases_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/Vlsir%2FVlsir/releases","manifests_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/Vlsir%2FVlsir/manifests","owner_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners/Vlsir","download_url":"https://codeload.github.com/Vlsir/Vlsir/tar.gz/refs/heads/main","host":{"name":"GitHub","url":"https://github.com","kind":"github","repositories_count":243152799,"owners_count":20244654,"icon_url":"https://github.com/github.png","version":null,"created_at":"2022-05-30T11:31:42.601Z","updated_at":"2022-07-04T15:15:14.044Z","host_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub","repositories_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories","repository_names_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repository_names","owners_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners"}},"keywords":[],"created_at":"2024-07-30T22:00:30.789Z","updated_at":"2025-03-15T01:32:35.115Z","avatar_url":"https://github.com/Vlsir.png","language":"Python","funding_links":[],"categories":["Hardware Intermediate Representations","Circuit Compilers"],"sub_categories":[],"readme":null,"project_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2FVlsir%2FVlsir","html_url":"https://awesome.ecosyste.ms/projects/github.com%2FVlsir%2FVlsir","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2FVlsir%2FVlsir/lists"}