{"id":28727974,"url":"https://github.com/WangXuan95/FPGA-CAN","last_synced_at":"2025-06-15T15:17:25.158Z","repository":null,"keywords":[],"created_at":"2025-06-15T15:16:32.358Z","updated_at":"2025-06-15T15:16:32.358Z","avatar_url":null,"language":null,"funding_links":[],"categories":["Verilog","Applications"],"sub_categories":[],"readme":null,"project_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2FWangXuan95%2FFPGA-CAN","html_url":"https://awesome.ecosyste.ms/projects/github.com%2FWangXuan95%2FFPGA-CAN","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2FWangXuan95%2FFPGA-CAN/lists"}