{"id":13408592,"url":"https://github.com/ZipCPU/zipcpu","last_synced_at":"2025-03-14T13:31:51.847Z","repository":{"id":44726039,"uuid":"68847497","full_name":"ZipCPU/zipcpu","owner":"ZipCPU","description":"A small, light weight, RISC CPU soft core","archived":false,"fork":false,"pushed_at":"2024-10-15T19:08:08.000Z","size":268360,"stargazers_count":1289,"open_issues_count":3,"forks_count":154,"subscribers_count":60,"default_branch":"master","last_synced_at":"2024-10-17T03:56:58.395Z","etag":null,"topics":["cpu","cross-compiler","fpga","risc-cpu","soft-core","verilator","verilog","wishbone","wishbone-bus","zipcpu"],"latest_commit_sha":null,"homepage":"","language":"Verilog","has_issues":true,"has_wiki":null,"has_pages":null,"mirror_url":null,"source_name":null,"license":null,"status":null,"scm":"git","pull_requests_enabled":true,"icon_url":"https://github.com/ZipCPU.png","metadata":{"files":{"readme":"README.md","changelog":null,"contributing":null,"funding":null,"license":null,"code_of_conduct":null,"threat_model":null,"audit":null,"citation":null,"codeowners":null,"security":null,"support":null,"governance":null,"roadmap":null,"authors":null,"dei":null,"publiccode":null,"codemeta":null}},"created_at":"2016-09-21T18:45:32.000Z","updated_at":"2024-10-15T06:00:26.000Z","dependencies_parsed_at":"2023-01-29T23:31:14.523Z","dependency_job_id":"b1547c95-f85c-440c-bd9b-c448654ee73c","html_url":"https://github.com/ZipCPU/zipcpu","commit_stats":null,"previous_names":[],"tags_count":0,"template":false,"template_full_name":null,"repository_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/ZipCPU%2Fzipcpu","tags_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/ZipCPU%2Fzipcpu/tags","releases_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/ZipCPU%2Fzipcpu/releases","manifests_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/ZipCPU%2Fzipcpu/manifests","owner_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners/ZipCPU","download_url":"https://codeload.github.com/ZipCPU/zipcpu/tar.gz/refs/heads/master","host":{"name":"GitHub","url":"https://github.com","kind":"github","repositories_count":243584372,"owners_count":20314747,"icon_url":"https://github.com/github.png","version":null,"created_at":"2022-05-30T11:31:42.601Z","updated_at":"2022-07-04T15:15:14.044Z","host_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub","repositories_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories","repository_names_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repository_names","owners_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners"}},"keywords":["cpu","cross-compiler","fpga","risc-cpu","soft-core","verilator","verilog","wishbone","wishbone-bus","zipcpu"],"created_at":"2024-07-30T20:00:53.911Z","updated_at":"2025-03-14T13:31:46.823Z","avatar_url":"https://github.com/ZipCPU.png","language":"Verilog","readme":null,"funding_links":[],"categories":["Projects and IPs","Verilog","Applications"],"sub_categories":["Information Technology"],"project_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2FZipCPU%2Fzipcpu","html_url":"https://awesome.ecosyste.ms/projects/github.com%2FZipCPU%2Fzipcpu","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2FZipCPU%2Fzipcpu/lists"}