{"id":27147278,"url":"https://github.com/abdelazeem201/leon2","last_synced_at":"2026-02-07T15:32:38.533Z","repository":{"id":157331940,"uuid":"633382818","full_name":"abdelazeem201/LEON2","owner":"abdelazeem201","description":"The LEON2 is a synthesisable VHDL model of a 32-bit processor conforming to the IEEE-1754 (SPARC V8) architecture.","archived":false,"fork":false,"pushed_at":"2023-05-06T15:33:38.000Z","size":836,"stargazers_count":8,"open_issues_count":0,"forks_count":1,"subscribers_count":1,"default_branch":"main","last_synced_at":"2025-07-19T08:06:51.145Z","etag":null,"topics":["arm","asic","asic-design","asic-verification","fpga","rtl","simulation","soc","systemverilog","verilog","vhdl"],"latest_commit_sha":null,"homepage":"https://www.esa.int/Enabling_Support/Space_Engineering_Technology/Onboard_Computers_and_Data_Handling/Microprocessors","language":"VHDL","has_issues":true,"has_wiki":null,"has_pages":null,"mirror_url":null,"source_name":null,"license":"mit","status":null,"scm":"git","pull_requests_enabled":true,"icon_url":"https://github.com/abdelazeem201.png","metadata":{"files":{"readme":"README.md","changelog":null,"contributing":null,"funding":null,"license":"LICENSE","code_of_conduct":null,"threat_model":null,"audit":null,"citation":null,"codeowners":null,"security":null,"support":null,"governance":null,"roadmap":null,"authors":null,"dei":null,"publiccode":null,"codemeta":null,"zenodo":null}},"created_at":"2023-04-27T11:33:29.000Z","updated_at":"2025-04-16T18:42:47.000Z","dependencies_parsed_at":null,"dependency_job_id":"eea4433a-974e-49da-9635-e0198637a89d","html_url":"https://github.com/abdelazeem201/LEON2","commit_stats":null,"previous_names":[],"tags_count":0,"template":false,"template_full_name":null,"purl":"pkg:github/abdelazeem201/LEON2","repository_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/abdelazeem201%2FLEON2","tags_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/abdelazeem201%2FLEON2/tags","releases_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/abdelazeem201%2FLEON2/releases","manifests_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/abdelazeem201%2FLEON2/manifests","owner_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners/abdelazeem201","download_url":"https://codeload.github.com/abdelazeem201/LEON2/tar.gz/refs/heads/main","sbom_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/abdelazeem201%2FLEON2/sbom","scorecard":null,"host":{"name":"GitHub","url":"https://github.com","kind":"github","repositories_count":286080680,"owners_count":29198178,"icon_url":"https://github.com/github.png","version":null,"created_at":"2022-05-30T11:31:42.601Z","updated_at":"2026-02-07T14:35:27.868Z","status":"ssl_error","status_checked_at":"2026-02-07T14:25:51.081Z","response_time":63,"last_error":"SSL_connect returned=1 errno=0 peeraddr=140.82.121.5:443 state=error: unexpected eof while reading","robots_txt_status":"success","robots_txt_updated_at":"2025-07-24T06:49:26.215Z","robots_txt_url":"https://github.com/robots.txt","online":false,"can_crawl_api":true,"host_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub","repositories_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories","repository_names_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repository_names","owners_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners"}},"keywords":["arm","asic","asic-design","asic-verification","fpga","rtl","simulation","soc","systemverilog","verilog","vhdl"],"created_at":"2025-04-08T11:06:30.007Z","updated_at":"2026-02-07T15:32:38.528Z","avatar_url":"https://github.com/abdelazeem201.png","language":"VHDL","funding_links":[],"categories":[],"sub_categories":[],"readme":"# LEON2 / LEON2-FT\nThe LEON2 is a synthesisable VHDL model of a 32-bit processor conforming to the IEEE-1754 (SPARC V8) architecture. It is highly configurable, and was designed for embedded applications with the following features on-chip:\n\n* 5-stage integer pipeline\n* separate instruction and data caches\n* hardware multiplier and divider\n* memory management unit\n* interrupt controller\n* debug support unit with trace buffer\n* two 24-bit timers\n* two UARTs\n* power-down function\n* watchdog\n* 16-bit I/O port\n* Flexible memory controller\n\nThe LEON2 is based on an AMBA AHB/APB bus architecture, so new modules can easily be added to extend its functionality. The processor can be implemented in both FPGA and ASIC technologies.\n![LEON2_architecture_diagram_pillars](https://user-images.githubusercontent.com/58098260/234860188-788758e4-7e9e-4170-a6c1-d350c634f176.jpg)\n\n\nThe LEON2-FT design is an extension of the basic LEON2 model including advanced fault-tolerance features to withstand arbitrary single-event upset (SEU) errors without loss of data. The fault-tolerance is provided at design (VHDL) level, and does not require an SEU-hard semiconductor process, nor a custom cell library or special back-end tools. Atmel has manufactured an ASIC version of the LEON2-FT in the ATH18RHA rad hard process, available through their catalogue as part number AT697F. The AT697F is qualified according to QML-Q.\n\n*Availability:*\n\nThe LEON2-FT VHDL IP core is available from ESA directly, under special licensing conditions. Please refer to the LEON2-FT IP Core webpage on the ESA IP Cores website for more information on licensing the LEON2-FT model.\nThe LEON2 (non-FT) model is no longer maintained. It is superceded by LEON2-FT, and the subsequently released LEON models (LEON3, LEON4).\nThe ASIC implementation of the LEON2-FT is available from Atmel,as part number AT697F.\n\n![GR740_next-generation_microprocessor_card_medium](https://user-images.githubusercontent.com/58098260/234861085-d22a4587-087d-4bdc-8f9e-63e46ea97212.jpg)\n","project_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fabdelazeem201%2Fleon2","html_url":"https://awesome.ecosyste.ms/projects/github.com%2Fabdelazeem201%2Fleon2","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fabdelazeem201%2Fleon2/lists"}