{"id":27147258,"url":"https://github.com/abdelazeem201/orca","last_synced_at":"2026-01-21T01:32:08.818Z","repository":{"id":164616395,"uuid":"640069697","full_name":"abdelazeem201/ORCA","owner":"abdelazeem201","description":"Multi-Voltage and Multi-Threshold Low Power Design Techniques for ORCA Processor Based on 32 nm Technology","archived":false,"fork":false,"pushed_at":"2023-09-10T11:49:52.000Z","size":90854,"stargazers_count":3,"open_issues_count":0,"forks_count":1,"subscribers_count":2,"default_branch":"main","last_synced_at":"2023-09-10T12:31:53.486Z","etag":null,"topics":["asic","asic-design","fpga-soc","hdl","pnr","rtl","saed32nm","synopsys","synopsys-dc","synopsys-iccii","synopsys-vcs","synthesis","systemonchip","upf","verilog","vhdl"],"latest_commit_sha":null,"homepage":"","language":"Verilog","has_issues":true,"has_wiki":null,"has_pages":null,"mirror_url":null,"source_name":null,"license":"mit","status":null,"scm":"git","pull_requests_enabled":true,"icon_url":"https://github.com/abdelazeem201.png","metadata":{},"created_at":"2023-05-12T22:59:22.000Z","updated_at":"2023-08-21T13:42:29.000Z","dependencies_parsed_at":null,"dependency_job_id":"18ce8d49-30ff-4618-897b-006a0d29ebc8","html_url":"https://github.com/abdelazeem201/ORCA","commit_stats":null,"previous_names":[],"tags_count":0,"template":null,"template_full_name":null,"repository_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/abdelazeem201%2FORCA","tags_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/abdelazeem201%2FORCA/tags","releases_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/abdelazeem201%2FORCA/releases","manifests_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/abdelazeem201%2FORCA/manifests","owner_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners/abdelazeem201","download_url":"https://codeload.github.com/abdelazeem201/ORCA/tar.gz/refs/heads/main","host":{"name":"GitHub","url":"https://github.com","kind":"github","repositories_count":247829493,"owners_count":21002995,"icon_url":"https://github.com/github.png","version":null,"created_at":"2022-05-30T11:31:42.601Z","updated_at":"2022-07-04T15:15:14.044Z","host_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub","repositories_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories","repository_names_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repository_names","owners_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners"}},"keywords":["asic","asic-design","fpga-soc","hdl","pnr","rtl","saed32nm","synopsys","synopsys-dc","synopsys-iccii","synopsys-vcs","synthesis","systemonchip","upf","verilog","vhdl"],"created_at":"2025-04-08T11:06:25.662Z","updated_at":"2025-04-08T11:06:25.906Z","avatar_url":"https://github.com/abdelazeem201.png","language":"Verilog","funding_links":[],"categories":[],"sub_categories":[],"readme":null,"project_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fabdelazeem201%2Forca","html_url":"https://awesome.ecosyste.ms/projects/github.com%2Fabdelazeem201%2Forca","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fabdelazeem201%2Forca/lists"}