{"id":22814781,"url":"https://github.com/abstractmachines/verilog-shift-register","last_synced_at":"2026-01-07T19:52:15.589Z","repository":{"id":137305087,"uuid":"54956026","full_name":"abstractmachines/verilog-shift-register","owner":"abstractmachines","description":"A shift register in Verilog. Bidirectional pin use.","archived":false,"fork":false,"pushed_at":"2016-03-29T07:44:00.000Z","size":33,"stargazers_count":0,"open_issues_count":0,"forks_count":0,"subscribers_count":2,"default_branch":"master","last_synced_at":"2025-02-06T02:57:23.559Z","etag":null,"topics":["embedded-systems","hardware","shift-register","verilog"],"latest_commit_sha":null,"homepage":"","language":"Verilog","has_issues":true,"has_wiki":null,"has_pages":null,"mirror_url":null,"source_name":null,"license":null,"status":null,"scm":"git","pull_requests_enabled":true,"icon_url":"https://github.com/abstractmachines.png","metadata":{"files":{"readme":"README.md","changelog":null,"contributing":null,"funding":null,"license":null,"code_of_conduct":null,"threat_model":null,"audit":null,"citation":null,"codeowners":null,"security":null,"support":null,"governance":null,"roadmap":null,"authors":null,"dei":null,"publiccode":null,"codemeta":null}},"created_at":"2016-03-29T07:42:03.000Z","updated_at":"2017-02-21T19:15:21.000Z","dependencies_parsed_at":null,"dependency_job_id":"0eb928a4-8284-4e6d-bbbb-c13d68ca9dd1","html_url":"https://github.com/abstractmachines/verilog-shift-register","commit_stats":null,"previous_names":[],"tags_count":0,"template":false,"template_full_name":null,"repository_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/abstractmachines%2Fverilog-shift-register","tags_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/abstractmachines%2Fverilog-shift-register/tags","releases_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/abstractmachines%2Fverilog-shift-register/releases","manifests_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/abstractmachines%2Fverilog-shift-register/manifests","owner_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners/abstractmachines","download_url":"https://codeload.github.com/abstractmachines/verilog-shift-register/tar.gz/refs/heads/master","host":{"name":"GitHub","url":"https://github.com","kind":"github","repositories_count":246385415,"owners_count":20768672,"icon_url":"https://github.com/github.png","version":null,"created_at":"2022-05-30T11:31:42.601Z","updated_at":"2022-07-04T15:15:14.044Z","host_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub","repositories_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories","repository_names_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repository_names","owners_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners"}},"keywords":["embedded-systems","hardware","shift-register","verilog"],"created_at":"2024-12-12T13:10:25.091Z","updated_at":"2026-01-07T19:52:15.549Z","avatar_url":"https://github.com/abstractmachines.png","language":"Verilog","funding_links":[],"categories":[],"sub_categories":[],"readme":"# A shift register in Verilog. Bidirectional pin use.\n\n2015 Amanda Falke\n\n![alt text](https://github.com/abstractmachines/verilog-shift-register/blob/master/sim1.PNG)\n\n\n![alt text](https://github.com/abstractmachines/verilog-shift-register/blob/master/sim2.PNG)\n\n\n![alt text](https://github.com/abstractmachines/verilog-shift-register/blob/master/sim3.PNG)\n","project_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fabstractmachines%2Fverilog-shift-register","html_url":"https://awesome.ecosyste.ms/projects/github.com%2Fabstractmachines%2Fverilog-shift-register","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fabstractmachines%2Fverilog-shift-register/lists"}