{"id":13408296,"url":"https://github.com/alexforencich/verilog-axis","last_synced_at":"2025-04-12T18:48:39.978Z","repository":{"id":22897628,"uuid":"26246081","full_name":"alexforencich/verilog-axis","owner":"alexforencich","description":"Verilog AXI stream components for FPGA implementation","archived":false,"fork":false,"pushed_at":"2024-08-07T04:11:51.000Z","size":1198,"stargazers_count":696,"open_issues_count":16,"forks_count":216,"subscribers_count":47,"default_branch":"master","last_synced_at":"2024-08-07T12:23:36.242Z","etag":null,"topics":[],"latest_commit_sha":null,"homepage":"","language":"Python","has_issues":true,"has_wiki":null,"has_pages":null,"mirror_url":null,"source_name":"ni/nixnet-python","license":"mit","status":null,"scm":"git","pull_requests_enabled":true,"icon_url":"https://github.com/alexforencich.png","metadata":{"files":{"readme":"README","changelog":null,"contributing":null,"funding":null,"license":"COPYING","code_of_conduct":null,"threat_model":null,"audit":null,"citation":null,"codeowners":null,"security":null,"support":null,"governance":null,"roadmap":null,"authors":"AUTHORS","dei":null,"publiccode":null,"codemeta":null}},"created_at":"2014-11-06T00:17:52.000Z","updated_at":"2024-08-07T04:11:54.000Z","dependencies_parsed_at":"2024-01-17T16:06:50.633Z","dependency_job_id":"272bcdb3-e8ee-46ee-9def-331ce2e0c4d9","html_url":"https://github.com/alexforencich/verilog-axis","commit_stats":{"total_commits":352,"total_committers":2,"mean_commits":176.0,"dds":0.005681818181818232,"last_synced_commit":"7823b916bfd298441d5fdabf0b03d0ae8dc210e8"},"previous_names":[],"tags_count":0,"template":false,"template_full_name":null,"repository_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/alexforencich%2Fverilog-axis","tags_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/alexforencich%2Fverilog-axis/tags","releases_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/alexforencich%2Fverilog-axis/releases","manifests_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/alexforencich%2Fverilog-axis/manifests","owner_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners/alexforencich","download_url":"https://codeload.github.com/alexforencich/verilog-axis/tar.gz/refs/heads/master","host":{"name":"GitHub","url":"https://github.com","kind":"github","repositories_count":248618214,"owners_count":21134199,"icon_url":"https://github.com/github.png","version":null,"created_at":"2022-05-30T11:31:42.601Z","updated_at":"2022-07-04T15:15:14.044Z","host_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub","repositories_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories","repository_names_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repository_names","owners_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners"}},"keywords":[],"created_at":"2024-07-30T20:00:51.942Z","updated_at":"2025-04-12T18:48:39.952Z","avatar_url":"https://github.com/alexforencich.png","language":"Python","funding_links":[],"categories":["Projects and IPs","Connectivity","Python","AXI"],"sub_categories":["Communication Technology"],"readme":null,"project_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Falexforencich%2Fverilog-axis","html_url":"https://awesome.ecosyste.ms/projects/github.com%2Falexforencich%2Fverilog-axis","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Falexforencich%2Fverilog-axis/lists"}