{"id":13408311,"url":"https://github.com/alexforencich/verilog-i2c","last_synced_at":"2026-01-27T01:32:05.784Z","repository":{"id":16693273,"uuid":"19449788","full_name":"alexforencich/verilog-i2c","owner":"alexforencich","description":"Verilog I2C interface for FPGA implementation","archived":false,"fork":false,"pushed_at":"2024-07-15T12:53:14.000Z","size":130,"stargazers_count":504,"open_issues_count":8,"forks_count":164,"subscribers_count":34,"default_branch":"master","last_synced_at":"2024-07-31T20:29:53.971Z","etag":null,"topics":[],"latest_commit_sha":null,"homepage":"","language":"Verilog","has_issues":true,"has_wiki":null,"has_pages":null,"mirror_url":null,"source_name":null,"license":"mit","status":null,"scm":"git","pull_requests_enabled":true,"icon_url":"https://github.com/alexforencich.png","metadata":{"files":{"readme":"README","changelog":null,"contributing":null,"funding":null,"license":"COPYING","code_of_conduct":null,"threat_model":null,"audit":null,"citation":null,"codeowners":null,"security":null,"support":null,"governance":null,"roadmap":null,"authors":"AUTHORS","dei":null,"publiccode":null,"codemeta":null}},"created_at":"2014-05-05T08:49:01.000Z","updated_at":"2024-07-30T01:29:04.000Z","dependencies_parsed_at":"2024-01-17T16:06:48.036Z","dependency_job_id":"aff576f0-b920-4bec-8e7d-a3edf4000588","html_url":"https://github.com/alexforencich/verilog-i2c","commit_stats":null,"previous_names":[],"tags_count":0,"template":false,"template_full_name":null,"purl":"pkg:github/alexforencich/verilog-i2c","repository_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/alexforencich%2Fverilog-i2c","tags_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/alexforencich%2Fverilog-i2c/tags","releases_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/alexforencich%2Fverilog-i2c/releases","manifests_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/alexforencich%2Fverilog-i2c/manifests","owner_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners/alexforencich","download_url":"https://codeload.github.com/alexforencich/verilog-i2c/tar.gz/refs/heads/master","sbom_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/alexforencich%2Fverilog-i2c/sbom","scorecard":null,"host":{"name":"GitHub","url":"https://github.com","kind":"github","repositories_count":286080680,"owners_count":28795468,"icon_url":"https://github.com/github.png","version":null,"created_at":"2022-05-30T11:31:42.601Z","updated_at":"2026-01-27T01:07:07.743Z","status":"ssl_error","status_checked_at":"2026-01-27T01:07:06.974Z","response_time":59,"last_error":"SSL_read: unexpected eof while reading","robots_txt_status":"success","robots_txt_updated_at":"2025-07-24T06:49:26.215Z","robots_txt_url":"https://github.com/robots.txt","online":false,"can_crawl_api":true,"host_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub","repositories_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories","repository_names_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repository_names","owners_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners"}},"keywords":[],"created_at":"2024-07-30T20:00:52.068Z","updated_at":"2026-01-27T01:32:05.778Z","avatar_url":"https://github.com/alexforencich.png","language":"Verilog","funding_links":[],"categories":["Projects and IPs","Connectivity","Verilog"],"sub_categories":["Communication Technology"],"readme":null,"project_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Falexforencich%2Fverilog-i2c","html_url":"https://awesome.ecosyste.ms/projects/github.com%2Falexforencich%2Fverilog-i2c","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Falexforencich%2Fverilog-i2c/lists"}