{"id":50217903,"url":"https://github.com/antonioberna/vlsi","last_synced_at":"2026-05-26T10:02:14.991Z","repository":{"id":344181081,"uuid":"1180810302","full_name":"AntonioBerna/vlsi","owner":"AntonioBerna","description":"Very Large Scale Integration (VLSI) Design","archived":false,"fork":false,"pushed_at":"2026-03-13T16:24:27.000Z","size":4751,"stargazers_count":0,"open_issues_count":0,"forks_count":0,"subscribers_count":0,"default_branch":"master","last_synced_at":"2026-03-14T01:31:09.781Z","etag":null,"topics":["asm","assembly","c","digital-electronics","fsm","pic","rtl","surfer","verilog","vhdl"],"latest_commit_sha":null,"homepage":"","language":"VHDL","has_issues":true,"has_wiki":null,"has_pages":null,"mirror_url":null,"source_name":null,"license":"gpl-3.0","status":null,"scm":"git","pull_requests_enabled":true,"icon_url":"https://github.com/AntonioBerna.png","metadata":{"files":{"readme":"README.md","changelog":null,"contributing":null,"funding":null,"license":"LICENSE","code_of_conduct":null,"threat_model":null,"audit":null,"citation":null,"codeowners":null,"security":null,"support":null,"governance":null,"roadmap":null,"authors":null,"dei":null,"publiccode":null,"codemeta":null,"zenodo":null,"notice":null,"maintainers":null,"copyright":null,"agents":null,"dco":null,"cla":null}},"created_at":"2026-03-13T12:42:22.000Z","updated_at":"2026-03-13T17:26:29.000Z","dependencies_parsed_at":null,"dependency_job_id":null,"html_url":"https://github.com/AntonioBerna/vlsi","commit_stats":null,"previous_names":["antonioberna/vlsi"],"tags_count":null,"template":false,"template_full_name":null,"purl":"pkg:github/AntonioBerna/vlsi","repository_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/AntonioBerna%2Fvlsi","tags_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/AntonioBerna%2Fvlsi/tags","releases_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/AntonioBerna%2Fvlsi/releases","manifests_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/AntonioBerna%2Fvlsi/manifests","owner_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners/AntonioBerna","download_url":"https://codeload.github.com/AntonioBerna/vlsi/tar.gz/refs/heads/master","sbom_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/AntonioBerna%2Fvlsi/sbom","scorecard":null,"host":{"name":"GitHub","url":"https://github.com","kind":"github","repositories_count":286080680,"owners_count":33514912,"icon_url":"https://github.com/github.png","version":null,"created_at":"2022-05-30T11:31:42.601Z","updated_at":"2026-05-26T03:12:49.672Z","status":"ssl_error","status_checked_at":"2026-05-26T03:12:47.976Z","response_time":63,"last_error":"SSL_read: unexpected eof while reading","robots_txt_status":"success","robots_txt_updated_at":"2025-07-24T06:49:26.215Z","robots_txt_url":"https://github.com/robots.txt","online":false,"can_crawl_api":true,"host_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub","repositories_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories","repository_names_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repository_names","owners_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners"}},"keywords":["asm","assembly","c","digital-electronics","fsm","pic","rtl","surfer","verilog","vhdl"],"created_at":"2026-05-26T10:02:11.592Z","updated_at":"2026-05-26T10:02:14.985Z","avatar_url":"https://github.com/AntonioBerna.png","language":"VHDL","funding_links":[],"categories":[],"sub_categories":[],"readme":"\u003ch1 align=\"center\"\u003e\n    \u003cbr\u003e\n    \u003cimg src=\".github/imgs/vlsi-design.png\" alt=\"VLSI\" width=\"500\"\u003e\n    \u003cbr\u003e\n    Very Large Scale Integration (VLSI) Design\n    \u003cbr\u003e\n\u003c/h1\u003e\n\n\u003e [!WARNING]\n\u003e This repository is unfinished. Keep your expectations low.\n\n## Requirements\n\n- [GHDL](https://github.com/ghdl/ghdl) for VHDL simulation.\n- [Icarus Verilog](https://github.com/steveicarus/iverilog) for Verilog simulation.\n- [Surfer](https://github.com/samitbasu/surfer-project-rhdl) for waveform visualization.\n- [VHDL Style Guide](https://github.com/jeremiah-c-leary/vhdl-style-guide) for VHDL linting and formatting.\n- [Verible](https://github.com/chipsalliance/verible) for Verilog linting and formatting.\n","project_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fantonioberna%2Fvlsi","html_url":"https://awesome.ecosyste.ms/projects/github.com%2Fantonioberna%2Fvlsi","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fantonioberna%2Fvlsi/lists"}