{"id":18072460,"url":"https://github.com/antonvlnc/proyecto-vlsi","last_synced_at":"2025-06-17T05:02:56.109Z","repository":{"id":211355542,"uuid":"728911615","full_name":"antonvlnc/Proyecto-VLSI","owner":"antonvlnc","description":"Proyecto Final VLSI","archived":false,"fork":false,"pushed_at":"2023-12-08T02:39:28.000Z","size":273,"stargazers_count":0,"open_issues_count":0,"forks_count":0,"subscribers_count":1,"default_branch":"main","last_synced_at":"2025-04-05T17:46:09.544Z","etag":null,"topics":[],"latest_commit_sha":null,"homepage":null,"language":"VHDL","has_issues":true,"has_wiki":null,"has_pages":null,"mirror_url":null,"source_name":null,"license":null,"status":null,"scm":"git","pull_requests_enabled":true,"icon_url":"https://github.com/antonvlnc.png","metadata":{"files":{"readme":"README.md","changelog":null,"contributing":null,"funding":null,"license":null,"code_of_conduct":null,"threat_model":null,"audit":null,"citation":null,"codeowners":null,"security":null,"support":null,"governance":null,"roadmap":null,"authors":null,"dei":null,"publiccode":null,"codemeta":null}},"created_at":"2023-12-08T01:05:00.000Z","updated_at":"2023-12-08T01:08:20.000Z","dependencies_parsed_at":null,"dependency_job_id":"8191ffec-8e36-4367-8c6f-f20a7ee41287","html_url":"https://github.com/antonvlnc/Proyecto-VLSI","commit_stats":null,"previous_names":["antonvlnc/proyecto-vlsi"],"tags_count":0,"template":false,"template_full_name":null,"purl":"pkg:github/antonvlnc/Proyecto-VLSI","repository_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/antonvlnc%2FProyecto-VLSI","tags_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/antonvlnc%2FProyecto-VLSI/tags","releases_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/antonvlnc%2FProyecto-VLSI/releases","manifests_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/antonvlnc%2FProyecto-VLSI/manifests","owner_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners/antonvlnc","download_url":"https://codeload.github.com/antonvlnc/Proyecto-VLSI/tar.gz/refs/heads/main","sbom_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/antonvlnc%2FProyecto-VLSI/sbom","host":{"name":"GitHub","url":"https://github.com","kind":"github","repositories_count":260294441,"owners_count":22987620,"icon_url":"https://github.com/github.png","version":null,"created_at":"2022-05-30T11:31:42.601Z","updated_at":"2022-07-04T15:15:14.044Z","host_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub","repositories_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories","repository_names_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repository_names","owners_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners"}},"keywords":[],"created_at":"2024-10-31T09:19:57.892Z","updated_at":"2025-06-17T05:02:56.072Z","avatar_url":"https://github.com/antonvlnc.png","language":"VHDL","funding_links":[],"categories":[],"sub_categories":[],"readme":"# Proyecto-VLSI\nProyecto Final VLSI\n\nProyecto realizado en tarjeta FPGA =\u003e De10-lite (reloj de 50MHz)\n\nAsignar correctamente los pines para su funcionamiento\n","project_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fantonvlnc%2Fproyecto-vlsi","html_url":"https://awesome.ecosyste.ms/projects/github.com%2Fantonvlnc%2Fproyecto-vlsi","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fantonvlnc%2Fproyecto-vlsi/lists"}