{"id":19899937,"url":"https://github.com/anuragnatoo/ele301p","last_synced_at":"2025-03-01T06:45:25.376Z","repository":{"id":171975223,"uuid":"200893858","full_name":"anuragnatoo/ELE301P","owner":"anuragnatoo","description":"VLSI System Design Practice Lab ","archived":false,"fork":false,"pushed_at":"2020-04-21T05:15:53.000Z","size":37,"stargazers_count":1,"open_issues_count":0,"forks_count":1,"subscribers_count":1,"default_branch":"master","last_synced_at":"2025-01-11T21:09:58.370Z","etag":null,"topics":["activity-factors","practice-lab","python","python-application","test-bench","verilog","vlsi"],"latest_commit_sha":null,"homepage":null,"language":"Verilog","has_issues":true,"has_wiki":null,"has_pages":null,"mirror_url":null,"source_name":null,"license":"mit","status":null,"scm":"git","pull_requests_enabled":true,"icon_url":"https://github.com/anuragnatoo.png","metadata":{"files":{"readme":"README.md","changelog":null,"contributing":null,"funding":null,"license":"LICENSE","code_of_conduct":null,"threat_model":null,"audit":null,"citation":null,"codeowners":null,"security":null,"support":null,"governance":null,"roadmap":null,"authors":null,"dei":null,"publiccode":null,"codemeta":null}},"created_at":"2019-08-06T17:14:09.000Z","updated_at":"2020-04-21T05:15:56.000Z","dependencies_parsed_at":null,"dependency_job_id":"3c25b64c-09aa-4270-8587-ef0c4c44ab05","html_url":"https://github.com/anuragnatoo/ELE301P","commit_stats":null,"previous_names":["anuragnatoo/ele301p"],"tags_count":0,"template":false,"template_full_name":null,"repository_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/anuragnatoo%2FELE301P","tags_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/anuragnatoo%2FELE301P/tags","releases_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/anuragnatoo%2FELE301P/releases","manifests_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/anuragnatoo%2FELE301P/manifests","owner_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners/anuragnatoo","download_url":"https://codeload.github.com/anuragnatoo/ELE301P/tar.gz/refs/heads/master","host":{"name":"GitHub","url":"https://github.com","kind":"github","repositories_count":241329412,"owners_count":19944984,"icon_url":"https://github.com/github.png","version":null,"created_at":"2022-05-30T11:31:42.601Z","updated_at":"2022-07-04T15:15:14.044Z","host_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub","repositories_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories","repository_names_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repository_names","owners_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners"}},"keywords":["activity-factors","practice-lab","python","python-application","test-bench","verilog","vlsi"],"created_at":"2024-11-12T20:10:25.174Z","updated_at":"2025-03-01T06:45:25.359Z","avatar_url":"https://github.com/anuragnatoo.png","language":"Verilog","readme":"# ELE301P\nVLSI System Design Practice Lab \n\n## Contents\n* Verilog\n  * Adders:\n    * Ripple Carry Adders: 4 bit,8 bit,16 bit,32 bit and 64 bit Ripple Carry Adder implemented in Verilog HDL\n    * Carry Save Adder: A 16 bit Recursive Doubling Adder implemented in Verilog HDL\n* Python\n  * Test Bench Generator: A python application which generates a test bench of a given verilog file\n    * To RUN the file : `python3 tbgen.py filename.v`\n    * The output is stored as `filename_tb.v`\n    * Make sure that the verilog file is in the same folder as the tbgen.py\n    * ISCAS Benchmark Verilog files are taken as input\n    * For convenience the inputs and outputs are placed in different folders. But while compiling they need to be in the same folder.\n  * Activity Factor Calculator: A python application which calculates the activity factors of the output elements and lists them down in a text file\n    * To RUN the file : `python3 da2.py filename.v`\n    * The output is stored as `filename.txt`\n    * Make sure that the verilog and the python files are in the same folder\n    * ISCAS Benchmark Verilog files are taken as inputs\n    * For convenience the inputs and outputs are placed in different folders. But while compiling they need to be in the same folder.\n","funding_links":[],"categories":[],"sub_categories":[],"project_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fanuragnatoo%2Fele301p","html_url":"https://awesome.ecosyste.ms/projects/github.com%2Fanuragnatoo%2Fele301p","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fanuragnatoo%2Fele301p/lists"}