{"id":19833184,"url":"https://github.com/anushangapavith/building-a-simple-processor-memory-hierarchy","last_synced_at":"2026-02-28T17:04:16.001Z","repository":{"id":37751852,"uuid":"506182355","full_name":"AnushangaPavith/Building-a-simple-processor-Memory-hierarchy","owner":"AnushangaPavith","description":"Group mini project (Lab 05, 06) in Computer Architecture Course","archived":false,"fork":false,"pushed_at":"2022-06-30T11:40:07.000Z","size":10037,"stargazers_count":5,"open_issues_count":0,"forks_count":1,"subscribers_count":1,"default_branch":"main","last_synced_at":"2025-10-20T17:22:36.768Z","etag":null,"topics":[],"latest_commit_sha":null,"homepage":null,"language":"Verilog","has_issues":true,"has_wiki":null,"has_pages":null,"mirror_url":null,"source_name":null,"license":null,"status":null,"scm":"git","pull_requests_enabled":true,"icon_url":"https://github.com/AnushangaPavith.png","metadata":{"files":{"readme":"README.md","changelog":null,"contributing":null,"funding":null,"license":null,"code_of_conduct":null,"threat_model":null,"audit":null,"citation":null,"codeowners":null,"security":null,"support":null}},"created_at":"2022-06-22T09:32:56.000Z","updated_at":"2025-02-20T12:16:08.000Z","dependencies_parsed_at":"2022-09-01T04:00:18.128Z","dependency_job_id":null,"html_url":"https://github.com/AnushangaPavith/Building-a-simple-processor-Memory-hierarchy","commit_stats":null,"previous_names":[],"tags_count":0,"template":false,"template_full_name":null,"purl":"pkg:github/AnushangaPavith/Building-a-simple-processor-Memory-hierarchy","repository_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/AnushangaPavith%2FBuilding-a-simple-processor-Memory-hierarchy","tags_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/AnushangaPavith%2FBuilding-a-simple-processor-Memory-hierarchy/tags","releases_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/AnushangaPavith%2FBuilding-a-simple-processor-Memory-hierarchy/releases","manifests_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/AnushangaPavith%2FBuilding-a-simple-processor-Memory-hierarchy/manifests","owner_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners/AnushangaPavith","download_url":"https://codeload.github.com/AnushangaPavith/Building-a-simple-processor-Memory-hierarchy/tar.gz/refs/heads/main","sbom_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/AnushangaPavith%2FBuilding-a-simple-processor-Memory-hierarchy/sbom","scorecard":null,"host":{"name":"GitHub","url":"https://github.com","kind":"github","repositories_count":286080680,"owners_count":29943688,"icon_url":"https://github.com/github.png","version":null,"created_at":"2022-05-30T11:31:42.601Z","updated_at":"2026-02-28T13:49:17.081Z","status":"ssl_error","status_checked_at":"2026-02-28T13:48:50.396Z","response_time":90,"last_error":"SSL_connect returned=1 errno=0 peeraddr=140.82.121.5:443 state=error: unexpected eof while reading","robots_txt_status":"success","robots_txt_updated_at":"2025-07-24T06:49:26.215Z","robots_txt_url":"https://github.com/robots.txt","online":false,"can_crawl_api":true,"host_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub","repositories_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories","repository_names_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repository_names","owners_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners"}},"keywords":[],"created_at":"2024-11-12T11:41:21.223Z","updated_at":"2026-02-28T17:04:15.968Z","avatar_url":"https://github.com/AnushangaPavith.png","language":"Verilog","funding_links":[],"categories":[],"sub_categories":[],"readme":"# Building-a-simple-processor-Memory-hierarchy\nGroup mini project (Lab 05, 06) in Computer Architecture Course\n\n## Pre requests\nverilog compiler(Icarus Verilog) with GTKWave.\n\n## Compile \u0026 run the verilog file\n\n`iverilog -o fileName fileName.v`\n\nThen it will create a binary file\n\n`vvp fileName`\n\nThis will run the binary file and give outputs\n\n## Run the GTKwaveData (if avalable)\n\n`gtkwave GTKwaveFileName.vcd`\n\nThe GTKWave will open automatically\nThen you can select components that want to show from the left tab\n\nInstruction file \"instr_mem.mem\" will be needed to run the CPU properly.\nIt should be in the same directory with verilog file. If not, change the path in verilog file.\n","project_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fanushangapavith%2Fbuilding-a-simple-processor-memory-hierarchy","html_url":"https://awesome.ecosyste.ms/projects/github.com%2Fanushangapavith%2Fbuilding-a-simple-processor-memory-hierarchy","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fanushangapavith%2Fbuilding-a-simple-processor-memory-hierarchy/lists"}