{"id":15681657,"url":"https://github.com/apparentlymart/verilog-vga-simulator","last_synced_at":"2025-05-07T12:42:38.685Z","repository":{"id":27059939,"uuid":"30525897","full_name":"apparentlymart/verilog-vga-simulator","owner":"apparentlymart","description":"Verilog VPI VGA Simulator using SDL","archived":false,"fork":false,"pushed_at":"2015-02-09T08:30:39.000Z","size":104,"stargazers_count":12,"open_issues_count":0,"forks_count":2,"subscribers_count":2,"default_branch":"master","last_synced_at":"2025-05-05T00:12:40.052Z","etag":null,"topics":[],"latest_commit_sha":null,"homepage":null,"language":"C","has_issues":true,"has_wiki":null,"has_pages":null,"mirror_url":null,"source_name":null,"license":null,"status":null,"scm":"git","pull_requests_enabled":true,"icon_url":"https://github.com/apparentlymart.png","metadata":{"files":{"readme":"README.rst","changelog":null,"contributing":null,"funding":null,"license":null,"code_of_conduct":null,"threat_model":null,"audit":null,"citation":null,"codeowners":null,"security":null,"support":null}},"created_at":"2015-02-09T08:30:29.000Z","updated_at":"2024-11-23T12:10:57.000Z","dependencies_parsed_at":"2022-09-25T04:51:39.509Z","dependency_job_id":null,"html_url":"https://github.com/apparentlymart/verilog-vga-simulator","commit_stats":null,"previous_names":[],"tags_count":0,"template":false,"template_full_name":null,"repository_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/apparentlymart%2Fverilog-vga-simulator","tags_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/apparentlymart%2Fverilog-vga-simulator/tags","releases_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/apparentlymart%2Fverilog-vga-simulator/releases","manifests_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/apparentlymart%2Fverilog-vga-simulator/manifests","owner_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners/apparentlymart","download_url":"https://codeload.github.com/apparentlymart/verilog-vga-simulator/tar.gz/refs/heads/master","host":{"name":"GitHub","url":"https://github.com","kind":"github","repositories_count":252879838,"owners_count":21818867,"icon_url":"https://github.com/github.png","version":null,"created_at":"2022-05-30T11:31:42.601Z","updated_at":"2022-07-04T15:15:14.044Z","host_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub","repositories_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories","repository_names_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repository_names","owners_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners"}},"keywords":[],"created_at":"2024-10-03T16:58:10.292Z","updated_at":"2025-05-07T12:42:38.661Z","avatar_url":"https://github.com/apparentlymart.png","language":"C","funding_links":[],"categories":[],"sub_categories":[],"readme":"Verilog VPI VGA Simulator\n=========================\n\nThis is an experimental VPI plugin, tested only with Icarus Verilog on Linux,\nthat approximates the behavior of a VGA-like clocked pixel display\n(progressive scan, hsync/vsync signals) with the goal of allowing testing\nof video data generation modules.\n\nIt is not intended to assist in detecting timing problems in a VGA signal\ngenerator, but rather to test the module that provides the data to the signal\ngenerator.\n\nIt is far from real time and isn't optimized for speed at all.\n\nIt renders graphics on-screen using SDL. Press the arrow keys to offset the\nimage, as if turning the X/Y offset knobs on an old CRT monitor. (but since\nthe refresh rate is so much slower than a real monitor, you'll see the\nartifacts that are normally too fast for your eye to see.)\n\nNot extensively tested. Feel free to use it, but take the results with a pinch\nof salt.\n","project_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fapparentlymart%2Fverilog-vga-simulator","html_url":"https://awesome.ecosyste.ms/projects/github.com%2Fapparentlymart%2Fverilog-vga-simulator","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fapparentlymart%2Fverilog-vga-simulator/lists"}