{"id":20595501,"url":"https://github.com/arsham-lh/logic-circuits","last_synced_at":"2026-03-07T16:03:47.624Z","repository":{"id":255816693,"uuid":"852799964","full_name":"Arsham-LH/Logic-Circuits","owner":"Arsham-LH","description":"Simulation of logic circuits using Verilog, Proteus and other tools.","archived":false,"fork":false,"pushed_at":"2024-09-05T12:58:51.000Z","size":3017,"stargazers_count":0,"open_issues_count":0,"forks_count":0,"subscribers_count":1,"default_branch":"main","last_synced_at":"2025-03-06T15:15:00.979Z","etag":null,"topics":["digital-circuits","fsm","logic-circuits","mealy-machine","moore-machine","proteus","verilog"],"latest_commit_sha":null,"homepage":"","language":"Verilog","has_issues":true,"has_wiki":null,"has_pages":null,"mirror_url":null,"source_name":null,"license":null,"status":null,"scm":"git","pull_requests_enabled":true,"icon_url":"https://github.com/Arsham-LH.png","metadata":{"files":{"readme":null,"changelog":null,"contributing":null,"funding":null,"license":null,"code_of_conduct":null,"threat_model":null,"audit":null,"citation":null,"codeowners":null,"security":null,"support":null,"governance":null,"roadmap":null,"authors":null,"dei":null,"publiccode":null,"codemeta":null}},"created_at":"2024-09-05T12:56:26.000Z","updated_at":"2024-09-07T06:31:01.000Z","dependencies_parsed_at":"2024-09-07T08:55:30.127Z","dependency_job_id":"e2881814-872b-4f4b-9ef5-ffcb98579bec","html_url":"https://github.com/Arsham-LH/Logic-Circuits","commit_stats":null,"previous_names":["arsham-lh/logic-circuits"],"tags_count":0,"template":false,"template_full_name":null,"purl":"pkg:github/Arsham-LH/Logic-Circuits","repository_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/Arsham-LH%2FLogic-Circuits","tags_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/Arsham-LH%2FLogic-Circuits/tags","releases_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/Arsham-LH%2FLogic-Circuits/releases","manifests_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/Arsham-LH%2FLogic-Circuits/manifests","owner_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners/Arsham-LH","download_url":"https://codeload.github.com/Arsham-LH/Logic-Circuits/tar.gz/refs/heads/main","sbom_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/Arsham-LH%2FLogic-Circuits/sbom","scorecard":null,"host":{"name":"GitHub","url":"https://github.com","kind":"github","repositories_count":286080680,"owners_count":30221193,"icon_url":"https://github.com/github.png","version":null,"created_at":"2022-05-30T11:31:42.601Z","updated_at":"2026-03-07T14:02:48.375Z","status":"ssl_error","status_checked_at":"2026-03-07T14:02:43.192Z","response_time":53,"last_error":"SSL_read: unexpected eof while reading","robots_txt_status":"success","robots_txt_updated_at":"2025-07-24T06:49:26.215Z","robots_txt_url":"https://github.com/robots.txt","online":false,"can_crawl_api":true,"host_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub","repositories_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories","repository_names_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repository_names","owners_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners"}},"keywords":["digital-circuits","fsm","logic-circuits","mealy-machine","moore-machine","proteus","verilog"],"created_at":"2024-11-16T08:13:18.081Z","updated_at":"2026-03-07T16:03:47.619Z","avatar_url":"https://github.com/Arsham-LH.png","language":"Verilog","funding_links":[],"categories":[],"sub_categories":[],"readme":null,"project_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Farsham-lh%2Flogic-circuits","html_url":"https://awesome.ecosyste.ms/projects/github.com%2Farsham-lh%2Flogic-circuits","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Farsham-lh%2Flogic-circuits/lists"}