{"id":18266156,"url":"https://github.com/arturmareknowak/taylorseriesfpga","last_synced_at":"2026-01-21T07:33:04.296Z","repository":{"id":114448408,"uuid":"368589424","full_name":"ArturMarekNowak/TaylorSeriesFPGA","owner":"ArturMarekNowak","description":"This project is an implementation of Taylor Series in System Verilog ","archived":false,"fork":false,"pushed_at":"2021-10-10T13:11:28.000Z","size":17,"stargazers_count":0,"open_issues_count":0,"forks_count":0,"subscribers_count":2,"default_branch":"master","last_synced_at":"2023-03-05T22:56:02.244Z","etag":null,"topics":["fpga","taylor-series","zynq"],"latest_commit_sha":null,"homepage":"","language":"SystemVerilog","has_issues":true,"has_wiki":null,"has_pages":null,"mirror_url":null,"source_name":null,"license":"mit","status":null,"scm":"git","pull_requests_enabled":true,"icon_url":"https://github.com/ArturMarekNowak.png","metadata":{},"created_at":"2021-05-18T15:58:59.000Z","updated_at":"2022-03-24T17:27:01.000Z","dependencies_parsed_at":"2023-06-08T03:30:16.666Z","dependency_job_id":null,"html_url":"https://github.com/ArturMarekNowak/TaylorSeriesFPGA","commit_stats":null,"previous_names":[],"tags_count":null,"template":null,"template_full_name":null,"repository_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/ArturMarekNowak%2FTaylorSeriesFPGA","tags_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/ArturMarekNowak%2FTaylorSeriesFPGA/tags","releases_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/ArturMarekNowak%2FTaylorSeriesFPGA/releases","manifests_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/ArturMarekNowak%2FTaylorSeriesFPGA/manifests","owner_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners/ArturMarekNowak","download_url":"https://codeload.github.com/ArturMarekNowak/TaylorSeriesFPGA/tar.gz/refs/heads/master","host":{"name":"GitHub","url":"https://github.com","kind":"github","repositories_count":223159775,"owners_count":17097526,"icon_url":"https://github.com/github.png","version":null,"created_at":"2022-05-30T11:31:42.601Z","updated_at":"2022-07-04T15:15:14.044Z","host_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub","repositories_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories","repository_names_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repository_names","owners_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners"}},"keywords":["fpga","taylor-series","zynq"],"created_at":"2024-11-05T11:22:10.384Z","updated_at":"2024-11-05T11:22:10.632Z","avatar_url":"https://github.com/ArturMarekNowak.png","language":"SystemVerilog","funding_links":[],"categories":[],"sub_categories":[],"readme":null,"project_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Farturmareknowak%2Ftaylorseriesfpga","html_url":"https://awesome.ecosyste.ms/projects/github.com%2Farturmareknowak%2Ftaylorseriesfpga","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Farturmareknowak%2Ftaylorseriesfpga/lists"}