{"id":24695342,"url":"https://github.com/assem-elqersh/mips-processor-designs","last_synced_at":"2026-02-06T13:39:51.355Z","repository":{"id":274152405,"uuid":"922075044","full_name":"Assem-ElQersh/MIPS-Processor-Designs","owner":"Assem-ElQersh","description":"Comprehensive repository containing Verilog implementations of MIPS processors. Includes both single-cycle and multi-cycle architectures, each in separate directories, with full simulation testbenches and modular design components for educational and development purposes.","archived":false,"fork":false,"pushed_at":"2025-01-25T08:49:59.000Z","size":14,"stargazers_count":0,"open_issues_count":0,"forks_count":0,"subscribers_count":1,"default_branch":"main","last_synced_at":"2025-03-22T03:22:33.235Z","etag":null,"topics":["computer-architecture","educational","hardware-designs","mips","mips-architecture","processor-design","simulation","verilog"],"latest_commit_sha":null,"homepage":"","language":"Verilog","has_issues":true,"has_wiki":null,"has_pages":null,"mirror_url":null,"source_name":null,"license":"mit","status":null,"scm":"git","pull_requests_enabled":true,"icon_url":"https://github.com/Assem-ElQersh.png","metadata":{"files":{"readme":"README.md","changelog":null,"contributing":null,"funding":null,"license":"LICENSE","code_of_conduct":null,"threat_model":null,"audit":null,"citation":null,"codeowners":null,"security":null,"support":null,"governance":null,"roadmap":null,"authors":null,"dei":null,"publiccode":null,"codemeta":null}},"created_at":"2025-01-25T08:47:52.000Z","updated_at":"2025-01-25T09:01:33.000Z","dependencies_parsed_at":"2025-01-25T09:25:25.654Z","dependency_job_id":"cebe9611-3942-4ae4-8acb-6dd4372488ae","html_url":"https://github.com/Assem-ElQersh/MIPS-Processor-Designs","commit_stats":null,"previous_names":["assem-elqersh/mips-processor-designs"],"tags_count":0,"template":false,"template_full_name":null,"purl":"pkg:github/Assem-ElQersh/MIPS-Processor-Designs","repository_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/Assem-ElQersh%2FMIPS-Processor-Designs","tags_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/Assem-ElQersh%2FMIPS-Processor-Designs/tags","releases_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/Assem-ElQersh%2FMIPS-Processor-Designs/releases","manifests_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/Assem-ElQersh%2FMIPS-Processor-Designs/manifests","owner_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners/Assem-ElQersh","download_url":"https://codeload.github.com/Assem-ElQersh/MIPS-Processor-Designs/tar.gz/refs/heads/main","sbom_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/Assem-ElQersh%2FMIPS-Processor-Designs/sbom","host":{"name":"GitHub","url":"https://github.com","kind":"github","repositories_count":266626115,"owners_count":23958344,"icon_url":"https://github.com/github.png","version":null,"created_at":"2022-05-30T11:31:42.601Z","updated_at":"2022-07-04T15:15:14.044Z","status":"online","status_checked_at":"2025-07-23T02:00:09.312Z","response_time":66,"last_error":null,"robots_txt_status":null,"robots_txt_updated_at":null,"robots_txt_url":"https://github.com/robots.txt","online":true,"can_crawl_api":true,"host_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub","repositories_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories","repository_names_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repository_names","owners_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners"}},"keywords":["computer-architecture","educational","hardware-designs","mips","mips-architecture","processor-design","simulation","verilog"],"created_at":"2025-01-27T00:33:31.028Z","updated_at":"2026-02-06T13:39:46.311Z","avatar_url":"https://github.com/Assem-ElQersh.png","language":"Verilog","funding_links":[],"categories":[],"sub_categories":[],"readme":"# MIPS-Processor-Designs\nComprehensive repository containing Verilog implementations of MIPS processors. Includes both single-cycle and multi-cycle architectures, each in separate directories, with full simulation testbenches and modular design components for educational and development purposes.\n","project_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fassem-elqersh%2Fmips-processor-designs","html_url":"https://awesome.ecosyste.ms/projects/github.com%2Fassem-elqersh%2Fmips-processor-designs","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fassem-elqersh%2Fmips-processor-designs/lists"}