{"id":21943648,"url":"https://github.com/ben-marshall/uart","last_synced_at":"2026-02-22T23:03:18.510Z","repository":{"id":46156880,"uuid":"80923531","full_name":"ben-marshall/uart","owner":"ben-marshall","description":"A simple implementation of a UART modem in Verilog.","archived":false,"fork":false,"pushed_at":"2021-11-10T14:53:07.000Z","size":55,"stargazers_count":160,"open_issues_count":5,"forks_count":25,"subscribers_count":3,"default_branch":"master","last_synced_at":"2025-10-28T12:31:44.896Z","etag":null,"topics":["fpga","hardware","uart","uart-verilog","verilog","verilog-hdl"],"latest_commit_sha":null,"homepage":"https://ben-marshall.github.io/uart/","language":"Verilog","has_issues":true,"has_wiki":null,"has_pages":null,"mirror_url":null,"source_name":null,"license":"mit","status":null,"scm":"git","pull_requests_enabled":true,"icon_url":"https://github.com/ben-marshall.png","metadata":{},"created_at":"2017-02-04T14:11:49.000Z","updated_at":"2025-10-27T16:01:16.000Z","dependencies_parsed_at":"2022-07-21T01:18:13.527Z","dependency_job_id":null,"html_url":"https://github.com/ben-marshall/uart","commit_stats":null,"previous_names":[],"tags_count":0,"template":false,"template_full_name":null,"purl":"pkg:github/ben-marshall/uart","repository_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/ben-marshall%2Fuart","tags_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/ben-marshall%2Fuart/tags","releases_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/ben-marshall%2Fuart/releases","manifests_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/ben-marshall%2Fuart/manifests","owner_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners/ben-marshall","download_url":"https://codeload.github.com/ben-marshall/uart/tar.gz/refs/heads/master","sbom_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/ben-marshall%2Fuart/sbom","scorecard":null,"host":{"name":"GitHub","url":"https://github.com","kind":"github","repositories_count":286080680,"owners_count":29730240,"icon_url":"https://github.com/github.png","version":null,"created_at":"2022-05-30T11:31:42.601Z","updated_at":"2026-02-22T20:09:16.275Z","status":"ssl_error","status_checked_at":"2026-02-22T20:09:13.750Z","response_time":110,"last_error":"SSL_read: unexpected eof while reading","robots_txt_status":"success","robots_txt_updated_at":"2025-07-24T06:49:26.215Z","robots_txt_url":"https://github.com/robots.txt","online":false,"can_crawl_api":true,"host_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub","repositories_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories","repository_names_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repository_names","owners_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners"}},"keywords":["fpga","hardware","uart","uart-verilog","verilog","verilog-hdl"],"created_at":"2024-11-29T03:33:49.032Z","updated_at":"2026-02-22T23:03:18.499Z","avatar_url":"https://github.com/ben-marshall.png","language":"Verilog","readme":null,"funding_links":[],"categories":[],"sub_categories":[],"project_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fben-marshall%2Fuart","html_url":"https://awesome.ecosyste.ms/projects/github.com%2Fben-marshall%2Fuart","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fben-marshall%2Fuart/lists"}