{"id":28178602,"url":"https://github.com/bharadwaj-r/basic-verilog-codes","last_synced_at":"2026-01-25T10:31:32.639Z","repository":{"id":285422476,"uuid":"958091246","full_name":"Bharadwaj-R/Basic-Verilog-Codes","owner":"Bharadwaj-R","description":"Compiled set of verilog codes for beginners. Can help you with getting started with basics of verilog.","archived":false,"fork":false,"pushed_at":"2025-03-31T16:28:04.000Z","size":22,"stargazers_count":0,"open_issues_count":0,"forks_count":0,"subscribers_count":1,"default_branch":"main","last_synced_at":"2025-09-17T20:33:52.740Z","etag":null,"topics":["adder","asynchronous","comparator","decoder","demux","encoder","flipflop","gates","mux","register","shift","synchronous","testbench","verilog","verilog-vhdl"],"latest_commit_sha":null,"homepage":"","language":"Verilog","has_issues":true,"has_wiki":null,"has_pages":null,"mirror_url":null,"source_name":null,"license":"mit","status":null,"scm":"git","pull_requests_enabled":true,"icon_url":"https://github.com/Bharadwaj-R.png","metadata":{"files":{"readme":"README.md","changelog":null,"contributing":null,"funding":null,"license":"LICENSE","code_of_conduct":null,"threat_model":null,"audit":null,"citation":null,"codeowners":null,"security":null,"support":null,"governance":null,"roadmap":null,"authors":null,"dei":null,"publiccode":null,"codemeta":null}},"created_at":"2025-03-31T16:19:53.000Z","updated_at":"2025-03-31T16:28:07.000Z","dependencies_parsed_at":"2025-03-31T17:32:39.652Z","dependency_job_id":"c30fa6da-f14e-44db-8f5c-3c78d0b3bd19","html_url":"https://github.com/Bharadwaj-R/Basic-Verilog-Codes","commit_stats":null,"previous_names":["bharadwaj-r/basic-verilog-codes"],"tags_count":0,"template":false,"template_full_name":null,"purl":"pkg:github/Bharadwaj-R/Basic-Verilog-Codes","repository_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/Bharadwaj-R%2FBasic-Verilog-Codes","tags_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/Bharadwaj-R%2FBasic-Verilog-Codes/tags","releases_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/Bharadwaj-R%2FBasic-Verilog-Codes/releases","manifests_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/Bharadwaj-R%2FBasic-Verilog-Codes/manifests","owner_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners/Bharadwaj-R","download_url":"https://codeload.github.com/Bharadwaj-R/Basic-Verilog-Codes/tar.gz/refs/heads/main","sbom_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/Bharadwaj-R%2FBasic-Verilog-Codes/sbom","scorecard":null,"host":{"name":"GitHub","url":"https://github.com","kind":"github","repositories_count":286080680,"owners_count":28751816,"icon_url":"https://github.com/github.png","version":null,"created_at":"2022-05-30T11:31:42.601Z","updated_at":"2026-01-25T10:25:12.305Z","status":"ssl_error","status_checked_at":"2026-01-25T10:25:11.933Z","response_time":113,"last_error":"SSL_connect returned=1 errno=0 peeraddr=140.82.121.5:443 state=error: unexpected eof while reading","robots_txt_status":"success","robots_txt_updated_at":"2025-07-24T06:49:26.215Z","robots_txt_url":"https://github.com/robots.txt","online":false,"can_crawl_api":true,"host_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub","repositories_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories","repository_names_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repository_names","owners_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners"}},"keywords":["adder","asynchronous","comparator","decoder","demux","encoder","flipflop","gates","mux","register","shift","synchronous","testbench","verilog","verilog-vhdl"],"created_at":"2025-05-16T01:12:50.401Z","updated_at":"2026-01-25T10:31:32.602Z","avatar_url":"https://github.com/Bharadwaj-R.png","language":"Verilog","funding_links":[],"categories":[],"sub_categories":[],"readme":"# Basic Verilog Codes\nCompiled set of verilog codes for beginners. Can help you with getting started with the basics of verilog. Each code has it's own testbench written at the end of the code file in comments, and some files even have different styles of writing the code. Comment and un-comment the required part of the code as needed.\n","project_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fbharadwaj-r%2Fbasic-verilog-codes","html_url":"https://awesome.ecosyste.ms/projects/github.com%2Fbharadwaj-r%2Fbasic-verilog-codes","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fbharadwaj-r%2Fbasic-verilog-codes/lists"}