{"id":28284343,"url":"https://github.com/blark/6502_verilog_src","last_synced_at":"2026-01-24T06:40:15.493Z","repository":{"id":11624082,"uuid":"14123138","full_name":"blark/6502_verilog_src","owner":"blark","description":"Fun with a 6502 and an FPGA.","archived":false,"fork":false,"pushed_at":"2013-11-08T01:57:16.000Z","size":148,"stargazers_count":3,"open_issues_count":0,"forks_count":2,"subscribers_count":2,"default_branch":"master","last_synced_at":"2025-05-21T17:13:55.940Z","etag":null,"topics":[],"latest_commit_sha":null,"homepage":"","language":"Verilog","has_issues":true,"has_wiki":null,"has_pages":null,"mirror_url":null,"source_name":null,"license":null,"status":null,"scm":"git","pull_requests_enabled":true,"icon_url":"https://github.com/blark.png","metadata":{"files":{"readme":"README","changelog":null,"contributing":null,"funding":null,"license":null,"code_of_conduct":null,"threat_model":null,"audit":null,"citation":null,"codeowners":null,"security":null,"support":null}},"created_at":"2013-11-04T20:47:35.000Z","updated_at":"2019-11-19T08:03:43.000Z","dependencies_parsed_at":"2022-08-31T22:51:54.199Z","dependency_job_id":null,"html_url":"https://github.com/blark/6502_verilog_src","commit_stats":null,"previous_names":[],"tags_count":0,"template":false,"template_full_name":null,"purl":"pkg:github/blark/6502_verilog_src","repository_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/blark%2F6502_verilog_src","tags_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/blark%2F6502_verilog_src/tags","releases_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/blark%2F6502_verilog_src/releases","manifests_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/blark%2F6502_verilog_src/manifests","owner_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners/blark","download_url":"https://codeload.github.com/blark/6502_verilog_src/tar.gz/refs/heads/master","sbom_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/blark%2F6502_verilog_src/sbom","scorecard":null,"host":{"name":"GitHub","url":"https://github.com","kind":"github","repositories_count":286080680,"owners_count":28716845,"icon_url":"https://github.com/github.png","version":null,"created_at":"2022-05-30T11:31:42.601Z","updated_at":"2026-01-24T05:53:42.649Z","status":"ssl_error","status_checked_at":"2026-01-24T05:53:41.698Z","response_time":89,"last_error":"SSL_read: unexpected eof while reading","robots_txt_status":"success","robots_txt_updated_at":"2025-07-24T06:49:26.215Z","robots_txt_url":"https://github.com/robots.txt","online":false,"can_crawl_api":true,"host_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub","repositories_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories","repository_names_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repository_names","owners_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners"}},"keywords":[],"created_at":"2025-05-21T17:13:28.375Z","updated_at":"2026-01-24T06:40:15.488Z","avatar_url":"https://github.com/blark.png","language":"Verilog","funding_links":[],"categories":[],"sub_categories":[],"readme":"6502 fpga/cpld interface fun\n============================\n\nExperimental stuff for using the Mojo FPGA dev board with a WDC 65C02 MPU. \n\nThe plan, using logic to do:\n\n- WORKING: 1Mhz clock with enable switch (and single step button) \n- Bus decoding to select the right chip\n- Other bus stuff:\n    - use Mojo - AVR serial to send address bus to PC to see what's on it\n    - interface 6502 with SPI SRAM \n- FPGA can be used as ROM to get the party started\n\n... probably more. \n\nTo get in touch with me email: \nblark -at- pwnp -dot- al\n\nTwitter @markbaseggio\n","project_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fblark%2F6502_verilog_src","html_url":"https://awesome.ecosyste.ms/projects/github.com%2Fblark%2F6502_verilog_src","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fblark%2F6502_verilog_src/lists"}