{"id":19044610,"url":"https://github.com/brakmic/blinker2","last_synced_at":"2026-02-26T22:03:48.730Z","repository":{"id":83786944,"uuid":"55368217","full_name":"brakmic/Blinker2","owner":"brakmic","description":"A simple Hardware Design for Xilinx Spartan-6 FPGA written in VHDL","archived":false,"fork":false,"pushed_at":"2016-04-04T20:49:58.000Z","size":145,"stargazers_count":3,"open_issues_count":0,"forks_count":0,"subscribers_count":3,"default_branch":"master","last_synced_at":"2024-12-24T06:13:46.725Z","etag":null,"topics":["fpga","vhdl"],"latest_commit_sha":null,"homepage":null,"language":"VHDL","has_issues":true,"has_wiki":null,"has_pages":null,"mirror_url":null,"source_name":null,"license":"mit","status":null,"scm":"git","pull_requests_enabled":true,"icon_url":"https://github.com/brakmic.png","metadata":{},"created_at":"2016-04-03T20:48:21.000Z","updated_at":"2016-04-04T14:39:47.000Z","dependencies_parsed_at":null,"dependency_job_id":"687dff4a-27ca-489a-ac4b-68b3e8ba5e93","html_url":"https://github.com/brakmic/Blinker2","commit_stats":null,"previous_names":[],"tags_count":0,"template":false,"template_full_name":null,"repository_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/brakmic%2FBlinker2","tags_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/brakmic%2FBlinker2/tags","releases_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/brakmic%2FBlinker2/releases","manifests_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/brakmic%2FBlinker2/manifests","owner_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners/brakmic","download_url":"https://codeload.github.com/brakmic/Blinker2/tar.gz/refs/heads/master","host":{"name":"GitHub","url":"https://github.com","kind":"github","repositories_count":232168850,"owners_count":18482484,"icon_url":"https://github.com/github.png","version":null,"created_at":"2022-05-30T11:31:42.601Z","updated_at":"2022-07-04T15:15:14.044Z","host_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub","repositories_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories","repository_names_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repository_names","owners_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners"}},"keywords":["fpga","vhdl"],"created_at":"2024-11-08T22:46:52.060Z","updated_at":"2026-02-26T22:03:43.715Z","avatar_url":"https://github.com/brakmic.png","language":"VHDL","funding_links":[],"categories":[],"sub_categories":[],"readme":null,"project_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fbrakmic%2Fblinker2","html_url":"https://awesome.ecosyste.ms/projects/github.com%2Fbrakmic%2Fblinker2","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fbrakmic%2Fblinker2/lists"}