{"id":19686260,"url":"https://github.com/calint/znxcr","last_synced_at":"2026-03-04T12:01:45.004Z","repository":{"id":154788157,"uuid":"631526958","full_name":"calint/znxcr","owner":"calint","description":"experimental retro 16 bit cpu written in verilog xilinx vivado intended for fpga Cmod S7 from Digilent","archived":false,"fork":false,"pushed_at":"2024-05-29T01:44:58.000Z","size":5359,"stargazers_count":0,"open_issues_count":0,"forks_count":0,"subscribers_count":1,"default_branch":"main","last_synced_at":"2025-02-27T08:56:48.387Z","etag":null,"topics":["16-bit","cmod-s7","cpu","fpga","verilog"],"latest_commit_sha":null,"homepage":"","language":"Verilog","has_issues":true,"has_wiki":null,"has_pages":null,"mirror_url":null,"source_name":null,"license":null,"status":null,"scm":"git","pull_requests_enabled":true,"icon_url":"https://github.com/calint.png","metadata":{"files":{"readme":"README.md","changelog":null,"contributing":null,"funding":null,"license":null,"code_of_conduct":null,"threat_model":null,"audit":null,"citation":null,"codeowners":null,"security":null,"support":null,"governance":null,"roadmap":null,"authors":null,"dei":null,"publiccode":null,"codemeta":null}},"created_at":"2023-04-23T09:53:08.000Z","updated_at":"2024-05-29T01:45:01.000Z","dependencies_parsed_at":"2024-11-11T18:32:45.180Z","dependency_job_id":"1c20c9ea-4470-4c12-a717-96adc6d956e3","html_url":"https://github.com/calint/znxcr","commit_stats":null,"previous_names":[],"tags_count":20,"template":false,"template_full_name":null,"purl":"pkg:github/calint/znxcr","repository_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/calint%2Fznxcr","tags_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/calint%2Fznxcr/tags","releases_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/calint%2Fznxcr/releases","manifests_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/calint%2Fznxcr/manifests","owner_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners/calint","download_url":"https://codeload.github.com/calint/znxcr/tar.gz/refs/heads/main","sbom_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/calint%2Fznxcr/sbom","scorecard":null,"host":{"name":"GitHub","url":"https://github.com","kind":"github","repositories_count":286080680,"owners_count":30079565,"icon_url":"https://github.com/github.png","version":null,"created_at":"2022-05-30T11:31:42.601Z","updated_at":"2026-03-04T11:57:42.557Z","status":"ssl_error","status_checked_at":"2026-03-04T11:56:10.793Z","response_time":59,"last_error":"SSL_connect returned=1 errno=0 peeraddr=140.82.121.5:443 state=error: unexpected eof while reading","robots_txt_status":"success","robots_txt_updated_at":"2025-07-24T06:49:26.215Z","robots_txt_url":"https://github.com/robots.txt","online":false,"can_crawl_api":true,"host_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub","repositories_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories","repository_names_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repository_names","owners_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners"}},"keywords":["16-bit","cmod-s7","cpu","fpga","verilog"],"created_at":"2024-11-11T18:27:01.395Z","updated_at":"2026-03-04T12:01:44.939Z","avatar_url":"https://github.com/calint.png","language":"Verilog","funding_links":[],"categories":[],"sub_categories":[],"readme":"# znxcr\n\n\u003e :bell: development continued in project [zen-x](https://github.com/calint/zen-x)\n\nexperimental retro 16 bit cpu written in verilog xilinx vivado intended for fpga Cmod S7 from Digilent\n\nrom and ram implemented in lut\n\n1 cycle / instruction\n\nfirst try at fpga verilog vivado\n\n```\n                          n\n                          e\n                      z n-x-c r   vintage 16 bit cpu\n                      e e t a e\n                      r g   l t     16K 16 bit instructions\n                      o a   l u     16K 16 bit data\n                        t     r     16  16 bit registers\n                        i     n     33  MHz\n                        v\n                        e\n\n                 | 0 | 1 | 2 | 3 | 4 | 5 - 7 | 8-11 | 12-15|\n                 |---|---|---|---|---|-------|------|------|\n                 | z | n | x | r | c | o p   | rega | regb |\n                 |---|---|---|---|---|-------|------|------|\n                 / . / . / . / . / 0 / 0 0 0 / .... / .... /  xor\n                / . / . / . / . / 0 / 0 0 1 / imm4 / .... /  addi\n               / . / . / . / . / 0 / 0 1 0 / src  / dst  /  copy\n              / . / . / . / . / 0 / 0 1 1 / 0000 / .... /  not\n             / . / . / . / . / 0 / 0 1 1 / imm4 / .... /  shift\n            / . / . / . / . / 0 / 1 0 0 / ...  / .... /  sub\n           / . / . / . / . / 0 / 1 0 1 / .... / .... /  add\n          / . / . / . / . / 0 / 1 1 0 / addr / dst  /  load\n         / . / . / . / . / 0 / 1 1 1 / addr / src  /  store\n        / . / . / 0 / 0 / 1 / immediate 11 \u003c\u003c 3   /  call\n       / . / . / 0 / 1 / 1 / 0 0 0 / 0000 / .... /  loop\n      / . / . / 0 / 1 / 1 / 1 0 0 / immediate 8 /  skip\n     / . / . / 0 / 1 / 1 / 0 1 0 / 0000 / .... /  loadi\n\n    op :       :\n   ----:-------:-----------------------------------------------------\n   000 : xor   : reg[b]=~reg[a] \n   100 : addi  : reg[b]+=imm4\n   010 : copy  : reg[b]=reg[a]\n   110 : not   : reg[b]=~reg[b]\n   110 : shift : reg[b]\u003e\u003e=imm4 (negative imm4 means 'left')\n   001 : sub   : reg[b]-=reg[a] \n   101 : add   : reg[b]+=reg[a]\n   011 : load  : reg[b]=ram[a]\n   111 : store : ram[a]=reg[b]\n\n   page cr = 11\n\n    op :       :\n   ----:-------:-----------------------------------------------------\n   000 : loop  : start loop with counter value from reg[b]\n   001 : skip  : pc+=imm8+1\n   010 : loadi : reg[b]={next instruction}\n   011 :       : \n   100 :       :\n   101 :       : \n   110 :       :\n   111 :       :\n```\n\n","project_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fcalint%2Fznxcr","html_url":"https://awesome.ecosyste.ms/projects/github.com%2Fcalint%2Fznxcr","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fcalint%2Fznxcr/lists"}