{"id":18143650,"url":"https://github.com/catkira/dds","last_synced_at":"2025-08-02T00:35:47.502Z","repository":{"id":101091847,"uuid":"339364210","full_name":"catkira/DDS","owner":"catkira","description":"HDL code for a DDS (direct digital synthesizer) with AXI stream interface","archived":false,"fork":false,"pushed_at":"2023-04-16T20:52:59.000Z","size":56,"stargazers_count":18,"open_issues_count":1,"forks_count":3,"subscribers_count":2,"default_branch":"master","last_synced_at":"2025-03-29T20:43:55.766Z","etag":null,"topics":["dds","fpga","hdl","verilog"],"latest_commit_sha":null,"homepage":"","language":"Python","has_issues":true,"has_wiki":null,"has_pages":null,"mirror_url":null,"source_name":null,"license":"gpl-3.0","status":null,"scm":"git","pull_requests_enabled":true,"icon_url":"https://github.com/catkira.png","metadata":{},"created_at":"2021-02-16T10:39:23.000Z","updated_at":"2024-11-19T12:00:24.000Z","dependencies_parsed_at":null,"dependency_job_id":"a4ca93da-637a-4ed1-8611-6578db77b66e","html_url":"https://github.com/catkira/DDS","commit_stats":null,"previous_names":[],"tags_count":0,"template":false,"template_full_name":null,"repository_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/catkira%2FDDS","tags_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/catkira%2FDDS/tags","releases_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/catkira%2FDDS/releases","manifests_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/catkira%2FDDS/manifests","owner_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners/catkira","download_url":"https://codeload.github.com/catkira/DDS/tar.gz/refs/heads/master","host":{"name":"GitHub","url":"https://github.com","kind":"github","repositories_count":250349043,"owners_count":21415913,"icon_url":"https://github.com/github.png","version":null,"created_at":"2022-05-30T11:31:42.601Z","updated_at":"2022-07-04T15:15:14.044Z","host_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub","repositories_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories","repository_names_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repository_names","owners_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners"}},"keywords":["dds","fpga","hdl","verilog"],"created_at":"2024-11-01T19:08:21.392Z","updated_at":"2025-04-23T01:03:25.431Z","avatar_url":"https://github.com/catkira.png","language":"Python","readme":null,"funding_links":[],"categories":[],"sub_categories":[],"project_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fcatkira%2Fdds","html_url":"https://awesome.ecosyste.ms/projects/github.com%2Fcatkira%2Fdds","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fcatkira%2Fdds/lists"}