{"id":15287461,"url":"https://github.com/celebi-pkg/riscv-assembler","last_synced_at":"2026-03-07T23:01:58.291Z","repository":{"id":154419090,"uuid":"626226230","full_name":"celebi-pkg/riscv-assembler","owner":"celebi-pkg","description":"RISC-V Assembly code assembler package for Python.","archived":false,"fork":false,"pushed_at":"2024-09-18T16:59:49.000Z","size":352,"stargazers_count":18,"open_issues_count":8,"forks_count":11,"subscribers_count":3,"default_branch":"main","last_synced_at":"2025-09-07T14:58:42.728Z","etag":null,"topics":["assembler","assembly","instruction-set-architecture","python","risc-v","riscv","riscv-assembler"],"latest_commit_sha":null,"homepage":"https://celebi-pkg.github.io/riscv-assembler/","language":"Assembly","has_issues":true,"has_wiki":null,"has_pages":null,"mirror_url":null,"source_name":null,"license":"mit","status":null,"scm":"git","pull_requests_enabled":true,"icon_url":"https://github.com/celebi-pkg.png","metadata":{"files":{"readme":"README.md","changelog":null,"contributing":null,"funding":null,"license":"LICENSE","code_of_conduct":null,"threat_model":null,"audit":null,"citation":null,"codeowners":null,"security":null,"support":null,"governance":null,"roadmap":null,"authors":null,"dei":null,"publiccode":null,"codemeta":null,"zenodo":null}},"created_at":"2023-04-11T03:36:26.000Z","updated_at":"2025-05-24T08:15:19.000Z","dependencies_parsed_at":null,"dependency_job_id":"fccf9515-092e-48eb-b68d-becdfd864f1b","html_url":"https://github.com/celebi-pkg/riscv-assembler","commit_stats":null,"previous_names":[],"tags_count":3,"template":false,"template_full_name":null,"purl":"pkg:github/celebi-pkg/riscv-assembler","repository_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/celebi-pkg%2Friscv-assembler","tags_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/celebi-pkg%2Friscv-assembler/tags","releases_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/celebi-pkg%2Friscv-assembler/releases","manifests_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/celebi-pkg%2Friscv-assembler/manifests","owner_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners/celebi-pkg","download_url":"https://codeload.github.com/celebi-pkg/riscv-assembler/tar.gz/refs/heads/main","sbom_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/celebi-pkg%2Friscv-assembler/sbom","scorecard":null,"host":{"name":"GitHub","url":"https://github.com","kind":"github","repositories_count":286080680,"owners_count":30236045,"icon_url":"https://github.com/github.png","version":null,"created_at":"2022-05-30T11:31:42.601Z","updated_at":"2026-03-07T19:01:10.287Z","status":"ssl_error","status_checked_at":"2026-03-07T18:59:58.103Z","response_time":53,"last_error":"SSL_read: unexpected eof while reading","robots_txt_status":"success","robots_txt_updated_at":"2025-07-24T06:49:26.215Z","robots_txt_url":"https://github.com/robots.txt","online":false,"can_crawl_api":true,"host_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub","repositories_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories","repository_names_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repository_names","owners_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners"}},"keywords":["assembler","assembly","instruction-set-architecture","python","risc-v","riscv","riscv-assembler"],"created_at":"2024-09-30T15:28:14.584Z","updated_at":"2026-03-07T23:01:58.273Z","avatar_url":"https://github.com/celebi-pkg.png","language":"Assembly","funding_links":[],"categories":[],"sub_categories":[],"readme":"[![celebi-pkg](https://circleci.com/gh/celebi-pkg/riscv-assembler.svg?style=svg)](https://circleci.com/gh/celebi-pkg/riscv-assembler)\n[![License: MIT](https://img.shields.io/badge/License-MIT-yellow.svg)](https://opensource.org/licenses/MIT)\n\n![example](references/mdimg.png)\n# riscv-assembler Documentation\nRISC-V Assembly code assembler package. [View the full documentation here]([https://www.riscvassembler.org](https://celebi-pkg.github.io/riscv-assembler/))\n\nThis package contains tools and functions that can convert **RISC-V Assembly code to machine code**. The whole process is implemented using Python purely for understandability, less so for efficiency in computation. These tools can be used to **convert given lines of code or [whole files](#convert) to machine code**. For conversion, output file types are binary, text files, and printing to console. The supported instruction types are **R, I, S, SB, U, and UJ**. Almost all standard instructions are supported, most pseudo instructions are also supported.\n\nFeel free to open an issue or contact me at [kayacelebi17@gmail.com](mailto:kayacelebi17@gmail.com?subject=[GitHub]%20riscv-assembler) with any questions/inquiries.\n\n# Installation\nThe package can be installed using pip:\n\n    $ pip install riscv-assembler\n\nIf issues arise try:\n\n    $ python3 -m pip install riscv-assembler\n","project_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fcelebi-pkg%2Friscv-assembler","html_url":"https://awesome.ecosyste.ms/projects/github.com%2Fcelebi-pkg%2Friscv-assembler","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fcelebi-pkg%2Friscv-assembler/lists"}