{"id":14563549,"url":"https://github.com/chili-chips-ba/wireguard-fpga","last_synced_at":"2025-04-09T14:16:51.219Z","repository":{"id":248316491,"uuid":"828348416","full_name":"chili-chips-ba/wireguard-fpga","owner":"chili-chips-ba","description":"Full-throttle, wire-speed hardware implementation of Wireguard VPN, using low-cost Artix7 FPGA with opensource toolchain. If you seek security and privacy, nothing is private in our codebase. Our door is wide open for backdoor scrutiny, be it related to RTL, embedded, build, bitstream or any other aspect of design and delivery package. Bujrum!","archived":false,"fork":false,"pushed_at":"2025-04-02T23:32:16.000Z","size":2049121,"stargazers_count":75,"open_issues_count":14,"forks_count":0,"subscribers_count":10,"default_branch":"main","last_synced_at":"2025-04-03T15:04:33.643Z","etag":null,"topics":["cocotb","embedded","fpga","iss","risc-v","rtl","verilator","verilog","vpn","vproc","wireguard"],"latest_commit_sha":null,"homepage":"https://nlnet.nl/project/KlusterLab-Wireguard","language":"VHDL","has_issues":true,"has_wiki":null,"has_pages":null,"mirror_url":null,"source_name":null,"license":"bsd-3-clause","status":null,"scm":"git","pull_requests_enabled":true,"icon_url":"https://github.com/chili-chips-ba.png","metadata":{"files":{"readme":"README.md","changelog":null,"contributing":null,"funding":null,"license":"LICENSE","code_of_conduct":null,"threat_model":null,"audit":null,"citation":null,"codeowners":null,"security":null,"support":null,"governance":null,"roadmap":null,"authors":null,"dei":null,"publiccode":null,"codemeta":null}},"created_at":"2024-07-13T21:31:54.000Z","updated_at":"2025-04-03T03:49:31.000Z","dependencies_parsed_at":"2025-04-02T21:37:21.617Z","dependency_job_id":null,"html_url":"https://github.com/chili-chips-ba/wireguard-fpga","commit_stats":null,"previous_names":["chili-chips-ba/wireguard-fpga"],"tags_count":0,"template":false,"template_full_name":null,"repository_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/chili-chips-ba%2Fwireguard-fpga","tags_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/chili-chips-ba%2Fwireguard-fpga/tags","releases_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/chili-chips-ba%2Fwireguard-fpga/releases","manifests_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/chili-chips-ba%2Fwireguard-fpga/manifests","owner_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners/chili-chips-ba","download_url":"https://codeload.github.com/chili-chips-ba/wireguard-fpga/tar.gz/refs/heads/main","host":{"name":"GitHub","url":"https://github.com","kind":"github","repositories_count":248054194,"owners_count":21039952,"icon_url":"https://github.com/github.png","version":null,"created_at":"2022-05-30T11:31:42.601Z","updated_at":"2022-07-04T15:15:14.044Z","host_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub","repositories_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories","repository_names_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repository_names","owners_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners"}},"keywords":["cocotb","embedded","fpga","iss","risc-v","rtl","verilator","verilog","vpn","vproc","wireguard"],"created_at":"2024-09-07T02:02:32.214Z","updated_at":"2025-04-09T14:16:46.209Z","avatar_url":"https://github.com/chili-chips-ba.png","language":"VHDL","funding_links":[],"categories":["vpn","Verilog","Repos"],"sub_categories":[],"readme":null,"project_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fchili-chips-ba%2Fwireguard-fpga","html_url":"https://awesome.ecosyste.ms/projects/github.com%2Fchili-chips-ba%2Fwireguard-fpga","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fchili-chips-ba%2Fwireguard-fpga/lists"}