{"id":36925176,"url":"https://github.com/chipsalliance/Cores-SweRV","last_synced_at":"2026-01-17T12:00:48.716Z","repository":null,"keywords":[],"created_at":"2026-01-12T22:00:23.038Z","updated_at":"2026-01-12T22:00:23.038Z","avatar_url":null,"language":null,"funding_links":[],"categories":["CPU cores","Open Source Implementations","Open Source Core Implementations","CPUs"],"sub_categories":["Cores"],"readme":null,"project_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fchipsalliance%2FCores-SweRV","html_url":"https://awesome.ecosyste.ms/projects/github.com%2Fchipsalliance%2FCores-SweRV","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fchipsalliance%2FCores-SweRV/lists"}