{"id":13645402,"url":"https://github.com/chipsalliance/Surelog","last_synced_at":"2025-04-21T14:30:52.814Z","repository":{"id":36956333,"uuid":"218417034","full_name":"chipsalliance/Surelog","owner":"chipsalliance","description":"SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST \u0026 UHDM APIs. Compiles on Linux gcc, Windows msys2-gcc \u0026 msvc, OsX ","archived":false,"fork":false,"pushed_at":"2025-03-30T05:18:48.000Z","size":879641,"stargazers_count":387,"open_issues_count":54,"forks_count":72,"subscribers_count":25,"default_branch":"master","last_synced_at":"2025-04-15T05:25:07.187Z","etag":null,"topics":["antlr","antlr4-grammar","elaboration","linter","parser","parser-ast","preprocessor","python-api","systemverilog","uvm","verilog","vpi","vpi-api","vpi-standard"],"latest_commit_sha":null,"homepage":"","language":"C++","has_issues":true,"has_wiki":null,"has_pages":null,"mirror_url":null,"source_name":null,"license":"apache-2.0","status":null,"scm":"git","pull_requests_enabled":true,"icon_url":"https://github.com/chipsalliance.png","metadata":{"files":{"readme":"README.md","changelog":null,"contributing":null,"funding":null,"license":"LICENSE","code_of_conduct":null,"threat_model":null,"audit":null,"citation":null,"codeowners":null,"security":null,"support":null,"governance":null,"roadmap":null,"authors":null,"dei":null,"publiccode":null,"codemeta":null,"zenodo":null}},"created_at":"2019-10-30T01:25:50.000Z","updated_at":"2025-04-04T03:53:13.000Z","dependencies_parsed_at":"2025-03-31T23:40:38.370Z","dependency_job_id":null,"html_url":"https://github.com/chipsalliance/Surelog","commit_stats":{"total_commits":3482,"total_committers":35,"mean_commits":99.48571428571428,"dds":0.3796668581275129,"last_synced_commit":"100847cfcea6ca55012872ae82abc2c9c3eb5abf"},"previous_names":[],"tags_count":44,"template":false,"template_full_name":null,"repository_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/chipsalliance%2FSurelog","tags_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/chipsalliance%2FSurelog/tags","releases_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/chipsalliance%2FSurelog/releases","manifests_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/chipsalliance%2FSurelog/manifests","owner_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners/chipsalliance","download_url":"https://codeload.github.com/chipsalliance/Surelog/tar.gz/refs/heads/master","host":{"name":"GitHub","url":"https://github.com","kind":"github","repositories_count":250070173,"owners_count":21369839,"icon_url":"https://github.com/github.png","version":null,"created_at":"2022-05-30T11:31:42.601Z","updated_at":"2022-07-04T15:15:14.044Z","host_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub","repositories_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories","repository_names_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repository_names","owners_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners"}},"keywords":["antlr","antlr4-grammar","elaboration","linter","parser","parser-ast","preprocessor","python-api","systemverilog","uvm","verilog","vpi","vpi-api","vpi-standard"],"created_at":"2024-08-02T01:02:34.555Z","updated_at":"2025-04-21T14:30:47.802Z","avatar_url":"https://github.com/chipsalliance.png","language":"C++","readme":null,"funding_links":[],"categories":["C++","HDL parsers","Circuit Compilers","Hardware Verification"],"sub_categories":["Tools"],"project_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fchipsalliance%2FSurelog","html_url":"https://awesome.ecosyste.ms/projects/github.com%2Fchipsalliance%2FSurelog","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fchipsalliance%2FSurelog/lists"}