{"id":13649347,"url":"https://github.com/chipsalliance/f4pga-examples","last_synced_at":"2026-02-27T11:06:57.241Z","repository":{"id":37099770,"uuid":"257305965","full_name":"chipsalliance/f4pga-examples","owner":"chipsalliance","description":"Example designs showing different ways to use F4PGA toolchains.","archived":false,"fork":false,"pushed_at":"2024-03-27T11:22:53.000Z","size":118743,"stargazers_count":275,"open_issues_count":118,"forks_count":78,"subscribers_count":23,"default_branch":"main","last_synced_at":"2025-04-10T00:39:02.136Z","etag":null,"topics":["conda-packages","f4pga","fpga","fpga-designs","litex","symbiflow-toolchains","verilog","vexriscv"],"latest_commit_sha":null,"homepage":"https://f4pga-examples.readthedocs.io","language":"Verilog","has_issues":true,"has_wiki":null,"has_pages":null,"mirror_url":null,"source_name":null,"license":"apache-2.0","status":null,"scm":"git","pull_requests_enabled":true,"icon_url":"https://github.com/chipsalliance.png","metadata":{"files":{"readme":"README.md","changelog":null,"contributing":null,"funding":null,"license":"LICENSE","code_of_conduct":null,"threat_model":null,"audit":null,"citation":null,"codeowners":null,"security":null,"support":null,"governance":null,"roadmap":null,"authors":null,"dei":null,"publiccode":null,"codemeta":null}},"created_at":"2020-04-20T14:26:30.000Z","updated_at":"2025-04-09T22:13:17.000Z","dependencies_parsed_at":"2024-03-27T12:44:25.689Z","dependency_job_id":null,"html_url":"https://github.com/chipsalliance/f4pga-examples","commit_stats":null,"previous_names":[],"tags_count":0,"template":false,"template_full_name":null,"repository_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/chipsalliance%2Ff4pga-examples","tags_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/chipsalliance%2Ff4pga-examples/tags","releases_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/chipsalliance%2Ff4pga-examples/releases","manifests_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/chipsalliance%2Ff4pga-examples/manifests","owner_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners/chipsalliance","download_url":"https://codeload.github.com/chipsalliance/f4pga-examples/tar.gz/refs/heads/main","host":{"name":"GitHub","url":"https://github.com","kind":"github","repositories_count":248137999,"owners_count":21053775,"icon_url":"https://github.com/github.png","version":null,"created_at":"2022-05-30T11:31:42.601Z","updated_at":"2022-07-04T15:15:14.044Z","host_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub","repositories_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories","repository_names_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repository_names","owners_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners"}},"keywords":["conda-packages","f4pga","fpga","fpga-designs","litex","symbiflow-toolchains","verilog","vexriscv"],"created_at":"2024-08-02T01:04:57.592Z","updated_at":"2026-02-27T11:06:55.168Z","avatar_url":"https://github.com/chipsalliance.png","language":"Verilog","funding_links":[],"categories":["Verilog"],"sub_categories":[],"readme":"\u003cp align=\"center\"\u003e\n  \u003ca title=\"Website\" href=\"https://f4pga.org\"\u003e\u003cimg src=\"https://img.shields.io/website?longCache=true\u0026style=flat-square\u0026label=f4pga.org\u0026up_color=10cfc9\u0026url=https%3A%2F%2Ff4pga.org%2Findex.html\u0026labelColor=fff\"\u003e\u003c/a\u003e\u003c!--\n  --\u003e\n  \u003ca title=\"Documentation\" href=\"https://f4pga.readthedocs.io\"\u003e\u003cimg src=\"https://img.shields.io/website?longCache=true\u0026style=flat-square\u0026label=Documentation\u0026up_color=1226aa\u0026up_message=%E2%9E%9A\u0026url=https%3A%2F%2Ff4pga.readthedocs.io%2Fen%2Flatest%2Findex.html\u0026labelColor=fff\"\u003e\u003c/a\u003e\u003c!--\n  --\u003e\n  \u003ca title=\"Community\" href=\"https://f4pga.readthedocs.io/en/latest/community.html#communication\"\u003e\u003cimg src=\"https://img.shields.io/badge/Chat-IRC%20%7C%20Slack-white?longCache=true\u0026style=flat-square\u0026logo=Slack\u0026logoColor=fff\"\u003e\u003c/a\u003e\u003c!--\n  --\u003e\n\u003c/p\u003e\n\n# F4PGA examples\n\n\u003cp align=\"center\"\u003e\n  \u003ca title=\"GitHub Actions\" href=\"https://github.com/chipsalliance/f4pga-examples/actions\"\u003e\u003cimg src=\"https://img.shields.io/github/actions/workflow/status/chipsalliance/f4pga-examples/Automerge.yml?branch=main\u0026longCache=true\u0026style=flat-square\u0026label=Tests\u0026logo=Github%20Actions\u0026logoColor=fff\"\u003e\u003c/a\u003e\u003c!--\n  --\u003e\n  \u003ca title=\"ReadTheDocs CI Status\" href=\"https://f4pga-examples.readthedocs.io/en/latest/?badge=latest\"\u003e\u003cimg alt=\"'Doc' workflow status\" src=\"https://img.shields.io/readthedocs/f4pga-examples?longCache=true\u0026style=flat-square\u0026logo=ReadTheDocs\u0026logoColor=fff\u0026label=F4PGA%20Examples%20Documentation\"\u003e\u003c/a\u003e\u003c!--\n  --\u003e\n\u003c/p\u003e\n\nThis repository provides example FPGA designs that can be built using the F4PGA open source toolchain.\nThese examples target the Xilinx 7-Series and the QuickLogic EOS S3 devices.\n\n* Please refer to the [![](https://img.shields.io/website?longCache=true\u0026style=flat-square\u0026label=Documentation%20For%20Users\u0026up_color=231f20\u0026up_message=%E2%9E%9A\u0026url=https%3A%2F%2Ff4pga-examples.readthedocs.io%2Fen%2Flatest%2Findex.html\u0026labelColor=fff)](https://f4pga-examples.readthedocs.io)\n  for a proper guide on how to run these examples, as well as instructions on how to build and compile your own HDL designs using\n  the F4PGA toolchain.\n* See [![](https://img.shields.io/website?longCache=true\u0026style=flat-square\u0026label=Documentation%20For%20Developers\u0026up_color=white\u0026up_message=%E2%9E%9A\u0026url=https%3A%2F%2Ff4pga.readthedocs.io%2Fprojects%2Farch-defs%2Fen%2Flatest%2Findex.html\u0026labelColor=231f20)](https://f4pga.readthedocs.io/projects/arch-defs/)\n  to contribute on the development of architecture support in F4PGA.\n\nThe repository includes:\n\n* [xc7/](./xc7) and [eos-s3/](./eos-s3) - Examples for Xilinx 7-Series and EOS-S3 devices, including:\n\n  * Verilog code\n\n  * Pin constraints files\n\n  * Timing constraints files\n\n  * Makefiles for running the F4PGA toolchain\n\n* [docs/](./docs) - Guide on how to get started with F4PGA and build provided examples\n\n* [.github/](./.github) - Directory with CI configuration and scripts\n\nThe examples provided in this repository are automatically built and tested in CI by extracting necessary code snippets\nwith [tuttest](https://github.com/antmicro/tuttest).\n","project_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fchipsalliance%2Ff4pga-examples","html_url":"https://awesome.ecosyste.ms/projects/github.com%2Fchipsalliance%2Ff4pga-examples","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fchipsalliance%2Ff4pga-examples/lists"}