{"id":25662651,"url":"https://github.com/choaib-elmadi/getting-started-with-verilog","last_synced_at":"2026-02-09T15:03:49.690Z","repository":{"id":278065164,"uuid":"933774787","full_name":"Choaib-ELMADI/getting-started-with-verilog","owner":"Choaib-ELMADI","description":"Getting started with Verilog: Hardware Description Language for digital design.","archived":false,"fork":false,"pushed_at":"2025-02-28T19:36:19.000Z","size":10352,"stargazers_count":7,"open_issues_count":0,"forks_count":0,"subscribers_count":2,"default_branch":"master","last_synced_at":"2025-07-28T06:32:10.008Z","etag":null,"topics":["circuit","circuit-designing","design","digital","hardware","hardware-description-language","hdl","ics","intel","verilog","verilog-hdl"],"latest_commit_sha":null,"homepage":"","language":"Verilog","has_issues":true,"has_wiki":null,"has_pages":null,"mirror_url":null,"source_name":null,"license":null,"status":null,"scm":"git","pull_requests_enabled":true,"icon_url":"https://github.com/Choaib-ELMADI.png","metadata":{"files":{"readme":"README.md","changelog":null,"contributing":null,"funding":null,"license":null,"code_of_conduct":null,"threat_model":null,"audit":null,"citation":null,"codeowners":null,"security":null,"support":null,"governance":null,"roadmap":null,"authors":null,"dei":null,"publiccode":null,"codemeta":null,"zenodo":null}},"created_at":"2025-02-16T17:00:23.000Z","updated_at":"2025-06-11T03:08:03.000Z","dependencies_parsed_at":"2025-07-28T06:38:20.048Z","dependency_job_id":null,"html_url":"https://github.com/Choaib-ELMADI/getting-started-with-verilog","commit_stats":null,"previous_names":["choaib-elmadi/getting-started-with-verilog"],"tags_count":0,"template":false,"template_full_name":null,"purl":"pkg:github/Choaib-ELMADI/getting-started-with-verilog","repository_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/Choaib-ELMADI%2Fgetting-started-with-verilog","tags_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/Choaib-ELMADI%2Fgetting-started-with-verilog/tags","releases_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/Choaib-ELMADI%2Fgetting-started-with-verilog/releases","manifests_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/Choaib-ELMADI%2Fgetting-started-with-verilog/manifests","owner_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners/Choaib-ELMADI","download_url":"https://codeload.github.com/Choaib-ELMADI/getting-started-with-verilog/tar.gz/refs/heads/master","sbom_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/Choaib-ELMADI%2Fgetting-started-with-verilog/sbom","scorecard":null,"host":{"name":"GitHub","url":"https://github.com","kind":"github","repositories_count":286080680,"owners_count":29270165,"icon_url":"https://github.com/github.png","version":null,"created_at":"2022-05-30T11:31:42.601Z","updated_at":"2026-02-09T13:47:44.167Z","status":"ssl_error","status_checked_at":"2026-02-09T13:47:43.721Z","response_time":56,"last_error":"SSL_read: unexpected eof while reading","robots_txt_status":"success","robots_txt_updated_at":"2025-07-24T06:49:26.215Z","robots_txt_url":"https://github.com/robots.txt","online":false,"can_crawl_api":true,"host_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub","repositories_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories","repository_names_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repository_names","owners_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners"}},"keywords":["circuit","circuit-designing","design","digital","hardware","hardware-description-language","hdl","ics","intel","verilog","verilog-hdl"],"created_at":"2025-02-24T04:29:44.702Z","updated_at":"2026-02-09T15:03:49.664Z","avatar_url":"https://github.com/Choaib-ELMADI.png","language":"Verilog","funding_links":[],"categories":[],"sub_categories":[],"readme":"[![Choaib ELMADI - Verilog](https://img.shields.io/badge/Choaib_ELMADI-Verilog-8800dd)](https://elmadichoaib.vercel.app) ![Status - Learning](https://img.shields.io/badge/Status-Learning-2bd729) [![Credit - Intel Learning](https://img.shields.io/badge/Credit-Intel_Learning-3b8af2)](https://learning.intel.com/developer/learn/courses/235/verilog-hdl-basics/lessons/37535:2308/verilog-hdl-basics)\n\n# Getting Started with Verilog\n\nVerilog is a hardware description language (HDL) used to model and design digital circuits. It allows engineers to describe the structure and behavior of electronic systems, making it a crucial tool in FPGA and ASIC development.\n\n\u003cdiv align=\"center\"\u003e\n\n![What is Verilog](./Images/what-is-verilog.png)\n\n\u003c/div\u003e\n\n## Verilog Workflow\n\nThe process of running Verilog code involves several steps:\n\n1. **Synthesis**: After engineers write the code using Verilog, it is processed by a tool, `similar to a compiler`, to generate a synthesized circuit netlist. Netlists define components and their interconnections, translating Verilog code into a digital logic representation.\n\n2. **Place and Route**: The netlist is mapped to the physical resources of the target architecture, determining the placement of components and routing the connections between them.\n\n\u003cdiv align=\"center\"\u003e\n\n![Verilog Processing](./Images/verilog-workflow.png)\n\n\u003c/div\u003e\n\n## Used Tools\n\nTo run and simulate Verilog code, you will need the following tools. Below are links to install them:\n\n- **ModelSim**: A logic simulation tool - [Download link](https://www.intel.com/content/www/us/en/software-kit/660907/intel-quartus-prime-lite-edition-design-software-version-20-1-1-for-windows.html):\n\n  - Select: **Individual Files**\n  - Under **Intel® Quartus® Software**, download: **ModelSim-Intel® FPGA Edition (includes Starter Edition)**\n\n- **Quartus Prime Lite**: An FPGA synthesis / implementation tool - [Download link](https://www.intel.com/content/www/us/en/software-kit/825278/intel-quartus-prime-lite-edition-design-software-version-23-1-1-for-windows.html):\n\n  - Select: **Individual Files**\n  - Under **Intel® Quartus® Software**, download: **Quartus® Prime (includes Nios II EDS)**\n\n- **MAX10 Device Files**: MAX10 FPGA device information - [Download link](https://www.intel.com/content/www/us/en/software-kit/825278/intel-quartus-prime-lite-edition-design-software-version-23-1-1-for-windows.html):\n\n  - Select: **Individual Files**\n  - Under **Devices**, download: **MAX® 10 FPGA device support**\n\nPlace all the downloaded files in the same directory, then launch `Quartus Prime Lite` and `ModelSim` to begin your workflow.\n\n## How to Use Simulation Tools\n\nOnce you have installed **ModelSim** and **Quartus Prime Lite**, you can follow the guides below to learn how to set up and run simulations:\n\n- **Using ModelSim**: [Step-by-step guide](./Projects/ModelSim/README.md)\n- **Using Quartus Prime Lite**: [Step-by-step guide](./Projects/Quartus/README.md)\n\nThese guides cover how to:\n\n- Set up a Verilog project\n- Write and compile testbenches\n- Run simulations and analyze waveforms\n","project_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fchoaib-elmadi%2Fgetting-started-with-verilog","html_url":"https://awesome.ecosyste.ms/projects/github.com%2Fchoaib-elmadi%2Fgetting-started-with-verilog","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fchoaib-elmadi%2Fgetting-started-with-verilog/lists"}