{"id":21341233,"url":"https://github.com/choaib-elmadi/getting-started-with-vhdl","last_synced_at":"2026-02-17T19:33:12.083Z","repository":{"id":258843807,"uuid":"857805919","full_name":"Choaib-ELMADI/getting-started-with-vhdl","owner":"Choaib-ELMADI","description":"Getting started with VHDL: Very High Speed Integrated Circuit Hardware Description Language.","archived":false,"fork":false,"pushed_at":"2025-02-28T19:35:13.000Z","size":40336,"stargazers_count":7,"open_issues_count":0,"forks_count":0,"subscribers_count":1,"default_branch":"master","last_synced_at":"2025-10-05T12:20:10.291Z","etag":null,"topics":["circuit","design","digital","fpga","fpga-board","fpga-programming","fpga-soc","hdl","vhdl","vhdl-code","vhdl-examples"],"latest_commit_sha":null,"homepage":"","language":"VHDL","has_issues":true,"has_wiki":null,"has_pages":null,"mirror_url":null,"source_name":null,"license":null,"status":null,"scm":"git","pull_requests_enabled":true,"icon_url":"https://github.com/Choaib-ELMADI.png","metadata":{"files":{"readme":"README.md","changelog":null,"contributing":null,"funding":null,"license":null,"code_of_conduct":null,"threat_model":null,"audit":null,"citation":null,"codeowners":null,"security":null,"support":null,"governance":null,"roadmap":null,"authors":null,"dei":null,"publiccode":null,"codemeta":null}},"created_at":"2024-09-15T16:52:46.000Z","updated_at":"2025-04-17T21:46:32.000Z","dependencies_parsed_at":"2025-03-16T02:55:10.403Z","dependency_job_id":null,"html_url":"https://github.com/Choaib-ELMADI/getting-started-with-vhdl","commit_stats":null,"previous_names":["choaib-elmadi/getting-started-with-vhdl"],"tags_count":0,"template":false,"template_full_name":null,"purl":"pkg:github/Choaib-ELMADI/getting-started-with-vhdl","repository_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/Choaib-ELMADI%2Fgetting-started-with-vhdl","tags_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/Choaib-ELMADI%2Fgetting-started-with-vhdl/tags","releases_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/Choaib-ELMADI%2Fgetting-started-with-vhdl/releases","manifests_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/Choaib-ELMADI%2Fgetting-started-with-vhdl/manifests","owner_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners/Choaib-ELMADI","download_url":"https://codeload.github.com/Choaib-ELMADI/getting-started-with-vhdl/tar.gz/refs/heads/master","sbom_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/Choaib-ELMADI%2Fgetting-started-with-vhdl/sbom","scorecard":null,"host":{"name":"GitHub","url":"https://github.com","kind":"github","repositories_count":286080680,"owners_count":29555258,"icon_url":"https://github.com/github.png","version":null,"created_at":"2022-05-30T11:31:42.601Z","updated_at":"2026-02-17T18:16:07.221Z","status":"ssl_error","status_checked_at":"2026-02-17T18:16:04.782Z","response_time":100,"last_error":"SSL_connect returned=1 errno=0 peeraddr=140.82.121.5:443 state=error: unexpected eof while reading","robots_txt_status":"success","robots_txt_updated_at":"2025-07-24T06:49:26.215Z","robots_txt_url":"https://github.com/robots.txt","online":false,"can_crawl_api":true,"host_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub","repositories_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories","repository_names_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repository_names","owners_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners"}},"keywords":["circuit","design","digital","fpga","fpga-board","fpga-programming","fpga-soc","hdl","vhdl","vhdl-code","vhdl-examples"],"created_at":"2024-11-22T00:55:52.356Z","updated_at":"2026-02-17T19:33:07.073Z","avatar_url":"https://github.com/Choaib-ELMADI.png","language":"VHDL","funding_links":[],"categories":[],"sub_categories":[],"readme":"[![Choaib ELMADI - VHDL](https://img.shields.io/badge/Choaib_ELMADI-VHDL-8800dd)](https://elmadichoaib.vercel.app) ![Status - Learning](https://img.shields.io/badge/Status-Learning-2bd729) [![Credit - VHDLwhiz.com](https://img.shields.io/badge/Credit-VHDLwhiz.com-3b8af2)](https://vhdlwhiz.com)\n\n# Getting Started with VHDL\n\nVHDL stands for `Very High Speed Integrated Circuit Hardware Description Language`, and it's a hardware description language used for designing physical, digital circuits. The word `hardware` refers to the computer hardware, and more specifically integrated circuits such as the CPU.\n\n\u003cdiv align=\"center\"\u003e\n\n![What is VHDL](./Images/what-is-vhdl.png)\n\n\u003c/div\u003e\n\n## VHDL Workflow\n\nThe process of running VHDL code involves several steps:\n\n1. **Synthesis**: After engineers write the code using a hardware description language, it is processed by a tool, `similar to a compiler`, to generate a synthesized circuit netlist. Netlists are made up of components and their connections. Components like resistors or transistors are listed, along with how their terminals (pins) are connected through specific signal paths called nets.\n\n2. **Place and Route**: Here, the netlist is processed by a tool that maps the circuit to the physical resources of the target architecture, determining the placement of components and routing the connections between them.\n\n\u003cdiv align=\"center\"\u003e\n\n![VHDL Processing](./Images/vhdl-workflow.png)\n\n\u003c/div\u003e\n\n## Used Tools\n\nTo run and simulate VHDL code, you will need the following tools. Below are links to install them:\n\n- **ModelSim**: A logic simulation tool - [Download link](https://www.intel.com/content/www/us/en/software-kit/660907/intel-quartus-prime-lite-edition-design-software-version-20-1-1-for-windows.html):\n\n  - Select: **Individual Files**\n  - Under **Intel® Quartus® Software**, download: **ModelSim-Intel® FPGA Edition (includes Starter Edition)**\n\n- **Quartus Prime Lite**: An FPGA synthesis / implementation tool - [Download link](https://www.intel.com/content/www/us/en/software-kit/825278/intel-quartus-prime-lite-edition-design-software-version-23-1-1-for-windows.html):\n\n  - Select: **Individual Files**\n  - Under **Intel® Quartus® Software**, download: **Quartus® Prime (includes Nios II EDS)**\n\n- **MAX10 Device Files**: MAX10 FPGA device information - [Download link](https://www.intel.com/content/www/us/en/software-kit/825278/intel-quartus-prime-lite-edition-design-software-version-23-1-1-for-windows.html):\n\n  - Select: **Individual Files**\n  - Under **Devices**, download: **MAX® 10 FPGA device support**\n\nPlace all the downloaded files in the same directory, then launch `Quartus Prime Lite` and `ModelSim` to begin your workflow.\n\n## How to Use Simulation Tools\n\nOnce you have installed **ModelSim** and **Quartus Prime Lite**, you can follow the guides below to learn how to set up and run simulations:\n\n- **Using ModelSim**: [Step-by-step guide](./Projects/ModelSim/README.md)\n- **Using Quartus Prime Lite**: [Step-by-step guide](./Projects/Quartus/README.md)\n\nThese guides cover how to:\n\n- Set up a VHDL project\n- Write and compile testbenches\n- Run simulations and analyze waveforms\n","project_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fchoaib-elmadi%2Fgetting-started-with-vhdl","html_url":"https://awesome.ecosyste.ms/projects/github.com%2Fchoaib-elmadi%2Fgetting-started-with-vhdl","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fchoaib-elmadi%2Fgetting-started-with-vhdl/lists"}