{"id":51048349,"url":"https://github.com/chriyocc/ttsky-verilog-template","last_synced_at":"2026-06-22T15:30:25.065Z","repository":{"id":351926432,"uuid":"1213096734","full_name":"chriyocc/ttsky-verilog-template","owner":"chriyocc","description":null,"archived":false,"fork":false,"pushed_at":"2026-04-17T03:59:17.000Z","size":19,"stargazers_count":0,"open_issues_count":0,"forks_count":0,"subscribers_count":0,"default_branch":"main","last_synced_at":"2026-04-17T05:31:39.196Z","etag":null,"topics":[],"latest_commit_sha":null,"homepage":null,"language":"Verilog","has_issues":true,"has_wiki":null,"has_pages":null,"mirror_url":null,"source_name":null,"license":"apache-2.0","status":null,"scm":"git","pull_requests_enabled":true,"icon_url":"https://github.com/chriyocc.png","metadata":{"files":{"readme":"README.md","changelog":null,"contributing":null,"funding":null,"license":"LICENSE","code_of_conduct":null,"threat_model":null,"audit":null,"citation":null,"codeowners":null,"security":null,"support":null,"governance":null,"roadmap":null,"authors":null,"dei":null,"publiccode":null,"codemeta":null,"zenodo":null,"notice":null,"maintainers":null,"copyright":null,"agents":null,"dco":null,"cla":null}},"created_at":"2026-04-17T03:23:51.000Z","updated_at":"2026-04-17T03:59:21.000Z","dependencies_parsed_at":null,"dependency_job_id":null,"html_url":"https://github.com/chriyocc/ttsky-verilog-template","commit_stats":null,"previous_names":["chriyocc/ttsky-verilog-template"],"tags_count":null,"template":false,"template_full_name":"TinyTapeout/ttsky-verilog-template","purl":"pkg:github/chriyocc/ttsky-verilog-template","repository_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/chriyocc%2Fttsky-verilog-template","tags_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/chriyocc%2Fttsky-verilog-template/tags","releases_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/chriyocc%2Fttsky-verilog-template/releases","manifests_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/chriyocc%2Fttsky-verilog-template/manifests","owner_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners/chriyocc","download_url":"https://codeload.github.com/chriyocc/ttsky-verilog-template/tar.gz/refs/heads/main","sbom_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/chriyocc%2Fttsky-verilog-template/sbom","scorecard":null,"host":{"name":"GitHub","url":"https://github.com","kind":"github","repositories_count":286080680,"owners_count":34655701,"icon_url":"https://github.com/github.png","version":null,"created_at":"2022-05-30T11:31:42.601Z","updated_at":"2026-05-26T15:22:16.424Z","status":"online","status_checked_at":"2026-06-22T02:00:06.391Z","response_time":106,"last_error":null,"robots_txt_status":"success","robots_txt_updated_at":"2025-07-24T06:49:26.215Z","robots_txt_url":"https://github.com/robots.txt","online":true,"can_crawl_api":true,"host_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub","repositories_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories","repository_names_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repository_names","owners_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners"}},"keywords":[],"created_at":"2026-06-22T15:30:22.352Z","updated_at":"2026-06-22T15:30:25.060Z","avatar_url":"https://github.com/chriyocc.png","language":"Verilog","funding_links":[],"categories":[],"sub_categories":[],"readme":"![](../../workflows/gds/badge.svg) ![](../../workflows/docs/badge.svg) ![](../../workflows/test/badge.svg) ![](../../workflows/fpga/badge.svg)\n\n# Tiny Tapeout Verilog Project Template\n\n- [Read the documentation for project](docs/info.md)\n\n## What is Tiny Tapeout?\n\nTiny Tapeout is an educational project that aims to make it easier and cheaper than ever to get your digital and analog designs manufactured on a real chip.\n\nTo learn more and get started, visit https://tinytapeout.com.\n\n## Set up your Verilog project\n\n1. Add your Verilog files to the `src` folder.\n2. Edit the [info.yaml](info.yaml) and update information about your project, paying special attention to the `source_files` and `top_module` properties. If you are upgrading an existing Tiny Tapeout project, check out our [online info.yaml migration tool](https://tinytapeout.github.io/tt-yaml-upgrade-tool/).\n3. Edit [docs/info.md](docs/info.md) and add a description of your project.\n4. Adapt the testbench to your design. See [test/README.md](test/README.md) for more information.\n\nThe GitHub action will automatically build the ASIC files using [LibreLane](https://www.zerotoasiccourse.com/terminology/librelane/).\n\n## Enable GitHub actions to build the results page\n\n- [Enabling GitHub Pages](https://tinytapeout.com/faq/#my-github-action-is-failing-on-the-pages-part)\n\n## Resources\n\n- [FAQ](https://tinytapeout.com/faq/)\n- [Digital design lessons](https://tinytapeout.com/digital_design/)\n- [Learn how semiconductors work](https://tinytapeout.com/siliwiz/)\n- [Join the community](https://tinytapeout.com/discord)\n- [Build your design locally](https://www.tinytapeout.com/guides/local-hardening/)\n\n## What next?\n\n- [Submit your design to the next shuttle](https://app.tinytapeout.com/).\n- Edit [this README](README.md) and explain your design, how it works, and how to test it.\n- Share your project on your social network of choice:\n  - LinkedIn [#tinytapeout](https://www.linkedin.com/search/results/content/?keywords=%23tinytapeout) [@TinyTapeout](https://www.linkedin.com/company/100708654/)\n  - Mastodon [#tinytapeout](https://chaos.social/tags/tinytapeout) [@matthewvenn](https://chaos.social/@matthewvenn)\n  - X (formerly Twitter) [#tinytapeout](https://twitter.com/hashtag/tinytapeout) [@tinytapeout](https://twitter.com/tinytapeout)\n  - Bluesky [@tinytapeout.com](https://bsky.app/profile/tinytapeout.com)\n","project_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fchriyocc%2Fttsky-verilog-template","html_url":"https://awesome.ecosyste.ms/projects/github.com%2Fchriyocc%2Fttsky-verilog-template","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fchriyocc%2Fttsky-verilog-template/lists"}