{"id":21905464,"url":"https://github.com/cw1997/sdram-controller","last_synced_at":"2026-01-04T21:46:36.468Z","repository":{"id":100159608,"uuid":"362821897","full_name":"cw1997/SDRAM-Controller","owner":"cw1997","description":"SDRAM Controller, written by SystemVerilogHDL, supporting passing parameters including CAS Latency(CL), burst mode enable and burst length, using writing and reading control signal as request/response handshake bus protocol","archived":false,"fork":false,"pushed_at":"2022-07-01T17:22:12.000Z","size":1576,"stargazers_count":10,"open_issues_count":0,"forks_count":2,"subscribers_count":2,"default_branch":"main","last_synced_at":"2025-01-27T07:28:59.679Z","etag":null,"topics":["hardware","hardware-designs","sdram","sdram-controller","systemverilog","verilog-project"],"latest_commit_sha":null,"homepage":"","language":"HTML","has_issues":true,"has_wiki":null,"has_pages":null,"mirror_url":null,"source_name":null,"license":"apache-2.0","status":null,"scm":"git","pull_requests_enabled":true,"icon_url":"https://github.com/cw1997.png","metadata":{"files":{"readme":"README.md","changelog":null,"contributing":null,"funding":null,"license":"LICENSE","code_of_conduct":null,"threat_model":null,"audit":null,"citation":null,"codeowners":null,"security":null,"support":null,"governance":null,"roadmap":null,"authors":null,"dei":null,"publiccode":null,"codemeta":null}},"created_at":"2021-04-29T13:11:33.000Z","updated_at":"2024-08-25T22:05:09.000Z","dependencies_parsed_at":"2023-05-12T15:00:44.391Z","dependency_job_id":null,"html_url":"https://github.com/cw1997/SDRAM-Controller","commit_stats":null,"previous_names":[],"tags_count":0,"template":false,"template_full_name":null,"repository_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/cw1997%2FSDRAM-Controller","tags_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/cw1997%2FSDRAM-Controller/tags","releases_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/cw1997%2FSDRAM-Controller/releases","manifests_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/cw1997%2FSDRAM-Controller/manifests","owner_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners/cw1997","download_url":"https://codeload.github.com/cw1997/SDRAM-Controller/tar.gz/refs/heads/main","host":{"name":"GitHub","url":"https://github.com","kind":"github","repositories_count":244918712,"owners_count":20531686,"icon_url":"https://github.com/github.png","version":null,"created_at":"2022-05-30T11:31:42.601Z","updated_at":"2022-07-04T15:15:14.044Z","host_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub","repositories_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories","repository_names_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repository_names","owners_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners"}},"keywords":["hardware","hardware-designs","sdram","sdram-controller","systemverilog","verilog-project"],"created_at":"2024-11-28T16:33:44.163Z","updated_at":"2026-01-04T21:46:36.407Z","avatar_url":"https://github.com/cw1997.png","language":"HTML","funding_links":[],"categories":[],"sub_categories":[],"readme":"# SDRAM-Controller\nSDRAM Controller, written by SystemVerilogHDL, supporting passing parameters including CAS Latency(CL), burst mode enable and burst length, using writing and reading control signal as request/response handshake bus protocol\n","project_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fcw1997%2Fsdram-controller","html_url":"https://awesome.ecosyste.ms/projects/github.com%2Fcw1997%2Fsdram-controller","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fcw1997%2Fsdram-controller/lists"}