{"id":21042789,"url":"https://github.com/d-iii-s/msim","last_synced_at":"2025-07-01T03:05:10.264Z","repository":{"id":40371762,"uuid":"206284364","full_name":"d-iii-s/msim","owner":"d-iii-s","description":"Light-weight MIPS R4000 and RISC-V system simulator","archived":false,"fork":false,"pushed_at":"2025-06-20T14:12:06.000Z","size":3559,"stargazers_count":12,"open_issues_count":19,"forks_count":6,"subscribers_count":4,"default_branch":"master","last_synced_at":"2025-06-20T15:27:31.815Z","etag":null,"topics":["hardware-emulation","mips32","risc-v"],"latest_commit_sha":null,"homepage":"https://d3s.mff.cuni.cz/software/msim/","language":"C","has_issues":true,"has_wiki":null,"has_pages":null,"mirror_url":null,"source_name":null,"license":"gpl-2.0","status":null,"scm":"git","pull_requests_enabled":true,"icon_url":"https://github.com/d-iii-s.png","metadata":{"files":{"readme":"README.md","changelog":"CHANGELOG.md","contributing":null,"funding":null,"license":"COPYING","code_of_conduct":null,"threat_model":null,"audit":null,"citation":null,"codeowners":null,"security":null,"support":null,"governance":null,"roadmap":null,"authors":"AUTHORS","dei":null,"publiccode":null,"codemeta":null,"zenodo":null}},"created_at":"2019-09-04T09:38:20.000Z","updated_at":"2025-06-20T14:12:11.000Z","dependencies_parsed_at":"2023-10-02T20:17:51.637Z","dependency_job_id":"f70e5df6-eed7-4e1f-bbf4-e33e907c5d3e","html_url":"https://github.com/d-iii-s/msim","commit_stats":null,"previous_names":[],"tags_count":8,"template":false,"template_full_name":null,"purl":"pkg:github/d-iii-s/msim","repository_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/d-iii-s%2Fmsim","tags_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/d-iii-s%2Fmsim/tags","releases_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/d-iii-s%2Fmsim/releases","manifests_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/d-iii-s%2Fmsim/manifests","owner_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners/d-iii-s","download_url":"https://codeload.github.com/d-iii-s/msim/tar.gz/refs/heads/master","sbom_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/d-iii-s%2Fmsim/sbom","host":{"name":"GitHub","url":"https://github.com","kind":"github","repositories_count":261199988,"owners_count":23123916,"icon_url":"https://github.com/github.png","version":null,"created_at":"2022-05-30T11:31:42.601Z","updated_at":"2022-07-04T15:15:14.044Z","host_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub","repositories_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories","repository_names_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repository_names","owners_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners"}},"keywords":["hardware-emulation","mips32","risc-v"],"created_at":"2024-11-19T14:09:03.228Z","updated_at":"2025-06-21T21:40:09.942Z","avatar_url":"https://github.com/d-iii-s.png","language":"C","funding_links":[],"categories":[],"sub_categories":[],"readme":"MSIM -- MIPS R4000 and RISC-V system simulator\n==============================================\n\nMSIM is a light-weight computer simulator based on MIPS R4000 and RISC-V.\nIt is used for education and research purposes, mainly to teach\nthe construction and implementation of operating systems.\nMSIM is distributed with source code under the GNU GPL license to make\npossible modifications for users and works on most POSIX-compliance\nenvironments (mainly GNU/Linux, Mac OS X, but can be also compiled\nin Cygwin or MinGW in Windows).\n\nThe user interface is simple terminal-style.\n\n* Project homepage: https://d3s.mff.cuni.cz/software/msim/\n* Documentation: https://msim.readthedocs.io/\n* Source code: https://github.com/d-iii-s/msim\n\nMSIM provides following features (along others):\n\n* MIPS R4000 CPU\n  * full memory management (TLB)\n  * multiprocessor support\n  * the instruction set is restricted to 32 bits\n  * CPU cache is not simulated\n* RISC-V RV32IMA CPU\n  * A extension\n  * M extension\n  * Supervisor and User modes\n  * multiprocessor support\n  * Cache is not simulated\n  * Sv32 virtual address translation with TLB simulation\n* simple debugging features (including disassembling, register content dump)\n* several simple hardware devices\n* various hardware-manipulating commands\n* widely configurable memory mapping of devices\n* script-like start-up configuration file\n\nMSIM does not aim to be a speed-optimized real hardware simulator, but\nrather a fully deterministic simulator useful for kernel debugging.\nThere are several other projects which aim speed-optimized simulation\n(e.g. [GXemul](http://gavare.se/gxemul/)), but they are more complex to use.\n\n\nCompilation and installation\n----------------------------\n\nWe provide a simple DEB package as part of every\n[GitHub release](https://github.com/d-iii-s/msim/releases).\nFor RPM-based systems we build `msim-git` and `msim` packages at our\n[COPR repository](https://copr.fedorainfracloud.org/coprs/d3s/main/)\n(`msim` is build with each release while `msim-git` follows the `master`\nbranch).\n\nBuilding from sources is possible with standard commands.\n\n    ./configure \u0026\u0026 make \u0026\u0026 make test \u0026\u0026 sudo make install\n","project_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fd-iii-s%2Fmsim","html_url":"https://awesome.ecosyste.ms/projects/github.com%2Fd-iii-s%2Fmsim","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fd-iii-s%2Fmsim/lists"}