{"id":33874748,"url":"https://github.com/dalance/veryl","last_synced_at":"2025-12-11T16:01:27.262Z","repository":null,"keywords":[],"created_at":"2025-12-10T06:00:40.043Z","updated_at":"2025-12-10T06:00:40.043Z","avatar_url":null,"language":null,"funding_links":[],"categories":["Frameworks","Meta HDL and Transpilers","Hardware Description Language"],"sub_categories":[],"readme":null,"project_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fdalance%2Fveryl","html_url":"https://awesome.ecosyste.ms/projects/github.com%2Fdalance%2Fveryl","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fdalance%2Fveryl/lists"}