{"id":16505552,"url":"https://github.com/davidbrochart/pyclk","last_synced_at":"2025-07-14T10:35:10.776Z","repository":{"id":88094134,"uuid":"107089684","full_name":"davidbrochart/pyclk","owner":"davidbrochart","description":"Python implementation of a Hardware Description Language (HDL)","archived":false,"fork":false,"pushed_at":"2018-09-29T10:57:29.000Z","size":93,"stargazers_count":5,"open_issues_count":0,"forks_count":0,"subscribers_count":3,"default_branch":"master","last_synced_at":"2024-04-13T14:09:06.728Z","etag":null,"topics":["fpga","hdl","myhdl","python","verilog","vhdl"],"latest_commit_sha":null,"homepage":"","language":"Python","has_issues":true,"has_wiki":null,"has_pages":null,"mirror_url":null,"source_name":null,"license":"mit","status":null,"scm":"git","pull_requests_enabled":true,"icon_url":"https://github.com/davidbrochart.png","metadata":{},"created_at":"2017-10-16T06:59:34.000Z","updated_at":"2022-12-08T23:51:08.000Z","dependencies_parsed_at":"2023-05-18T07:00:45.949Z","dependency_job_id":null,"html_url":"https://github.com/davidbrochart/pyclk","commit_stats":null,"previous_names":[],"tags_count":0,"template":false,"template_full_name":null,"repository_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/davidbrochart%2Fpyclk","tags_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/davidbrochart%2Fpyclk/tags","releases_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/davidbrochart%2Fpyclk/releases","manifests_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/davidbrochart%2Fpyclk/manifests","owner_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners/davidbrochart","download_url":"https://codeload.github.com/davidbrochart/pyclk/tar.gz/refs/heads/master","host":{"name":"GitHub","url":"https://github.com","kind":"github","repositories_count":219860298,"owners_count":16556019,"icon_url":"https://github.com/github.png","version":null,"created_at":"2022-05-30T11:31:42.601Z","updated_at":"2022-07-04T15:15:14.044Z","host_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub","repositories_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories","repository_names_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repository_names","owners_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners"}},"keywords":["fpga","hdl","myhdl","python","verilog","vhdl"],"created_at":"2024-10-11T15:12:22.779Z","updated_at":"2024-10-11T15:13:43.410Z","avatar_url":"https://github.com/davidbrochart.png","language":"Python","funding_links":[],"categories":[],"sub_categories":[],"readme":null,"project_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fdavidbrochart%2Fpyclk","html_url":"https://awesome.ecosyste.ms/projects/github.com%2Fdavidbrochart%2Fpyclk","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fdavidbrochart%2Fpyclk/lists"}