{"id":28406287,"url":"https://github.com/didula98/building-a-simple-processor","last_synced_at":"2026-01-29T10:55:24.452Z","repository":{"id":44137331,"uuid":"511817619","full_name":"Didula98/Building-a-Simple-Processor","owner":"Didula98","description":"Simple 8-bit single-cycle processor which includes an  ALU, a register file and control logic, using Verilog HDL","archived":false,"fork":false,"pushed_at":"2022-07-08T16:50:08.000Z","size":8353,"stargazers_count":5,"open_issues_count":0,"forks_count":0,"subscribers_count":1,"default_branch":"main","last_synced_at":"2025-06-29T08:37:51.471Z","etag":null,"topics":["alu","cpu","gtkwave","instruction-set-architecture","instructions","verilog"],"latest_commit_sha":null,"homepage":"","language":"Verilog","has_issues":true,"has_wiki":null,"has_pages":null,"mirror_url":null,"source_name":null,"license":null,"status":null,"scm":"git","pull_requests_enabled":true,"icon_url":"https://github.com/Didula98.png","metadata":{},"created_at":"2022-07-08T08:17:24.000Z","updated_at":"2025-02-19T16:01:32.000Z","dependencies_parsed_at":"2022-09-11T23:11:49.509Z","dependency_job_id":null,"html_url":"https://github.com/Didula98/Building-a-Simple-Processor","commit_stats":null,"previous_names":[],"tags_count":0,"template":false,"template_full_name":null,"purl":"pkg:github/Didula98/Building-a-Simple-Processor","repository_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/Didula98%2FBuilding-a-Simple-Processor","tags_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/Didula98%2FBuilding-a-Simple-Processor/tags","releases_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/Didula98%2FBuilding-a-Simple-Processor/releases","manifests_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/Didula98%2FBuilding-a-Simple-Processor/manifests","owner_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners/Didula98","download_url":"https://codeload.github.com/Didula98/Building-a-Simple-Processor/tar.gz/refs/heads/main","sbom_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/Didula98%2FBuilding-a-Simple-Processor/sbom","scorecard":null,"host":{"name":"GitHub","url":"https://github.com","kind":"github","repositories_count":286080680,"owners_count":28876494,"icon_url":"https://github.com/github.png","version":null,"created_at":"2022-05-30T11:31:42.601Z","updated_at":"2026-01-29T10:31:27.438Z","status":"ssl_error","status_checked_at":"2026-01-29T10:31:01.017Z","response_time":59,"last_error":"SSL_connect returned=1 errno=0 peeraddr=140.82.121.6:443 state=error: unexpected eof while reading","robots_txt_status":"success","robots_txt_updated_at":"2025-07-24T06:49:26.215Z","robots_txt_url":"https://github.com/robots.txt","online":false,"can_crawl_api":true,"host_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub","repositories_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories","repository_names_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repository_names","owners_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners"}},"keywords":["alu","cpu","gtkwave","instruction-set-architecture","instructions","verilog"],"created_at":"2025-06-01T22:11:04.896Z","updated_at":"2026-01-29T10:55:24.442Z","avatar_url":"https://github.com/Didula98.png","language":"Verilog","funding_links":[],"categories":[],"sub_categories":[],"readme":null,"project_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fdidula98%2Fbuilding-a-simple-processor","html_url":"https://awesome.ecosyste.ms/projects/github.com%2Fdidula98%2Fbuilding-a-simple-processor","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fdidula98%2Fbuilding-a-simple-processor/lists"}